{"id":"https://openalex.org/W1990789187","doi":"https://doi.org/10.1109/aspdac.2014.6742866","title":"Structural planning of 3D-IC interconnects by block alignment","display_name":"Structural planning of 3D-IC interconnects by block alignment","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1990789187","doi":"https://doi.org/10.1109/aspdac.2014.6742866","mag":"1990789187"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052751303","display_name":"Johann Knechtel","orcid":"https://orcid.org/0000-0001-5093-2939"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Johann Knechtel","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","Inst. of Electromech. & Electron. Design, Dresden Univ. of Technol., Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Electromech. & Electron. Design, Dresden Univ. of Technol., Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","Inst. of Electromech. & Electron. Design, Dresden Univ. of Technol., Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Electromech. & Electron. Design, Dresden Univ. of Technol., Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052751303"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.0639,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79769727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9466227889060974},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.8080613017082214},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7523437738418579},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7225847244262695},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6766480803489685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6569134593009949},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6019658446311951},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5751988887786865},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4976673424243927},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4819362163543701},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47814738750457764},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4340088963508606},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4169735312461853},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41182196140289307},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3884839117527008},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2688109576702118},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22130796313285828},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.20107531547546387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1192377507686615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11205676198005676},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.0994918942451477},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07319524884223938},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06827402114868164}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9466227889060974},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.8080613017082214},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7523437738418579},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7225847244262695},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6766480803489685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6569134593009949},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6019658446311951},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5751988887786865},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4976673424243927},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4819362163543701},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47814738750457764},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4340088963508606},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4169735312461853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41182196140289307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3884839117527008},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2688109576702118},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22130796313285828},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.20107531547546387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1192377507686615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11205676198005676},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0994918942451477},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07319524884223938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06827402114868164},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2014.6742866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1969819710","https://openalex.org/W1989163060","https://openalex.org/W2021910166","https://openalex.org/W2031326212","https://openalex.org/W2036396224","https://openalex.org/W2048927144","https://openalex.org/W2063885103","https://openalex.org/W2070097461","https://openalex.org/W2101589874","https://openalex.org/W2103751315","https://openalex.org/W2109826730","https://openalex.org/W2125232865","https://openalex.org/W2127012874","https://openalex.org/W2127545620","https://openalex.org/W2128318586","https://openalex.org/W2131343168","https://openalex.org/W2146176401","https://openalex.org/W2152290565","https://openalex.org/W2153215457","https://openalex.org/W2158921969","https://openalex.org/W2161137937","https://openalex.org/W2168938583","https://openalex.org/W3141221909","https://openalex.org/W4234844534","https://openalex.org/W4235066485","https://openalex.org/W6662818895","https://openalex.org/W6675436392","https://openalex.org/W6678273087","https://openalex.org/W6678589545","https://openalex.org/W6681435123","https://openalex.org/W6684891719"],"related_works":["https://openalex.org/W2038315433","https://openalex.org/W2032655623","https://openalex.org/W2289302158","https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W1988529718","https://openalex.org/W2013391748","https://openalex.org/W2098204276","https://openalex.org/W2114542420","https://openalex.org/W3107536670"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuits":[2,92],"rely":[3],"on":[4,88],"optimized":[5],"interconnect":[6],"structures":[7],"for":[8,30,49,73,99,108],"blocks":[9],"which":[10],"are":[11,60],"spread":[12],"among":[13],"one":[14],"or":[15],"multiple":[16],"dies.":[17],"We":[18],"demonstrate":[19,93],"how":[20],"2D":[21],"and":[22,45,56,83,90,107],"3D":[23,50,77,109],"block":[24,43,54,69,105],"alignment":[25,106],"can":[26],"be":[27],"efficiently":[28],"utilized":[29],"structural":[31],"planning":[32,101],"of":[33,96],"different":[34],"interconnects.":[35],"To":[36],"realize":[37],"this,":[38],"we":[39],"extend":[40],"the":[41,94],"corner":[42],"list":[44],"provide":[46],"effective":[47],"techniques":[48,59],"layout":[51],"generation,":[52],"i.e.,":[53],"placement":[55],"alignment.":[57],"Our":[58],"made":[61],"available":[62],"in":[63,76,111],"an":[64],"open-source,":[65],"simulated-annealing-based":[66],"tool.":[67],"Besides":[68],"alignment,":[70],"it":[71],"accounts":[72],"key":[74],"objectives":[75],"design":[78],"like":[79],"fast":[80],"thermal":[81],"management":[82],"fixed-outline":[84],"floorplanning.":[85],"Experimental":[86],"results":[87],"GSRC":[89],"IBM-HB+":[91],"capabilities":[95],"our":[97],"tool":[98],"both":[100],"3D-IC":[102],"interconnects":[103],"by":[104],"floorplanning":[110],"general.":[112]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}