{"id":"https://openalex.org/W2077890035","doi":"https://doi.org/10.1109/aspdac.2013.6509685","title":"Reviving erroneous stability-based clock-gating using partial Max-SAT","display_name":"Reviving erroneous stability-based clock-gating using partial Max-SAT","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2077890035","doi":"https://doi.org/10.1109/aspdac.2013.6509685","mag":"2077890035"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029986211","display_name":"Long Bao Le","orcid":"https://orcid.org/0000-0003-3577-6530"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bao Le","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada","ECE Dept., Univ. of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"ECE Dept., Univ. of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084943434","display_name":"Dipanjan Sengupta","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. Sengupta","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada","ECE Dept., Univ. of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"ECE Dept., Univ. of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Veneris","raw_affiliation_strings":["ECE Department, CS Department, University of Toronto, Toronto, ONT, Canada","ECE Dept., Univ. of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, CS Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"ECE Dept., Univ. of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.4053,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.5676819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"717","last_page":"722"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8211145997047424},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7330251932144165},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6902791857719421},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6778504252433777},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6156826019287109},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6044616103172302},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4707171320915222},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4642442464828491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4579017162322998},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4081405997276306},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3384048044681549},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2605937421321869},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17093166708946228},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1609472930431366},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14964675903320312},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13911232352256775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11597928404808044}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8211145997047424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7330251932144165},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6902791857719421},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6778504252433777},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6156826019287109},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6044616103172302},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4707171320915222},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4642442464828491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4579017162322998},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4081405997276306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3384048044681549},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2605937421321869},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17093166708946228},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1609472930431366},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14964675903320312},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13911232352256775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11597928404808044},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2013.6509685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.2680","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.2680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~veneris/13aspdac.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W111132822","https://openalex.org/W1979903718","https://openalex.org/W1996445094","https://openalex.org/W2078661369","https://openalex.org/W2079170559","https://openalex.org/W2082321038","https://openalex.org/W2098560306","https://openalex.org/W2117099606","https://openalex.org/W2119765938","https://openalex.org/W2137310043","https://openalex.org/W2152938140","https://openalex.org/W2160037120","https://openalex.org/W3144148928"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W3127845477","https://openalex.org/W229101532","https://openalex.org/W2113774150","https://openalex.org/W2188626039"],"abstract_inverted_index":{"The":[0,132],"conflicting":[1],"yet":[2],"increasing":[3],"demand":[4],"for":[5,17],"high":[6],"performance":[7],"and":[8,84,119],"low":[9,34],"power":[10,18,35,48,86,146],"in":[11,43,125],"multi-functional":[12],"chips":[13],"has":[14],"pushed":[15],"techniques":[16],"reduction":[19],"to":[20,45,62,105,140],"the":[21,33,41,89,93,111,116,121,126,136,154,157],"forefront":[22],"of":[23,32,92,113,135,156],"VLSI":[24],"design.":[25],"Although":[26],"recent":[27],"developments":[28],"have":[29],"automated":[30],"most":[31],"implementations,":[36],"designers":[37],"often":[38,54],"manually":[39],"modify":[40],"circuit":[42,127],"order":[44],"achieve":[46],"further":[47],"savings.":[49,147],"This":[50,81,98],"human":[51],"intervention":[52],"is":[53],"paved":[55],"with":[56],"many":[57],"errors":[58,69],"that":[59,76],"are":[60],"bound":[61],"typical":[63],"logic":[64],"functional":[65],"failures.":[66],"Debugging":[67],"these":[68],"can":[70],"be":[71],"a":[72,101,129],"resource":[73],"intensive":[74],"process":[75],"requires":[77],"considerable":[78],"manual":[79],"effort.":[80],"discourages":[82],"engineers":[83],"achieving":[85],"savings":[87],"at":[88],"micro":[90],"level":[91],"design":[94,122],"sometimes":[95],"remains":[96],"unrealized.":[97],"paper":[99],"proposes":[100],"novel":[102],"debugging":[103],"methodology":[104,138],"rectify":[106],"erroneous":[107],"clock-gating":[108,130],"implementations.":[109],"With":[110],"use":[112],"Partial":[114],"Max-SAT,":[115],"method":[117],"localizes":[118],"rectifies":[120],"error":[123],"introduced":[124],"during":[128],"implementation.":[131],"net":[133],"effect":[134],"proposed":[137],"leads":[139],"shorter":[141],"debug":[142],"time":[143],"ensuring":[144],"additional":[145],"Extensive":[148],"experiments":[149],"on":[150],"benchmark":[151],"circuits":[152],"confirm":[153],"effectiveness":[155],"approach.":[158]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}