{"id":"https://openalex.org/W2128351153","doi":"https://doi.org/10.1109/aspdac.2013.6509675","title":"Reevaluating the latency claims of 3D stacked memories","display_name":"Reevaluating the latency claims of 3D stacked memories","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2128351153","doi":"https://doi.org/10.1109/aspdac.2013.6509675","mag":"2128351153"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088178230","display_name":"Daniel W. Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. W. Chang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101914083","display_name":"Gyung-Su Byun","orcid":null},"institutions":[{"id":"https://openalex.org/I12097938","display_name":"West Virginia University","ror":"https://ror.org/011vxgd24","country_code":"US","type":"education","lineage":["https://openalex.org/I12097938"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gyungsu Byun","raw_affiliation_strings":["Lane Department of Computer Science and Electrical Engineering, West Virginia University, Morgantown, WV, USA","Lane Dept. of Comput. Sci. & Electr. Eng, West Virginia Univ., Morgantown, WV, USA"],"affiliations":[{"raw_affiliation_string":"Lane Department of Computer Science and Electrical Engineering, West Virginia University, Morgantown, WV, USA","institution_ids":["https://openalex.org/I12097938"]},{"raw_affiliation_string":"Lane Dept. of Comput. Sci. & Electr. Eng, West Virginia Univ., Morgantown, WV, USA","institution_ids":["https://openalex.org/I12097938"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100670374","display_name":"Hoyoung Kim","orcid":"https://orcid.org/0000-0002-5580-6373"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoyoung Kim","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102224976","display_name":"Minwook Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minwook Ahn","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109987997","display_name":"Soojung Ryu","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soojung Ryu","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Samsung Electronics Company, Yongin, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Adv. Inst. of Technol., Samsung Electron. Co., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082387787","display_name":"Nakyeong Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. S. Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103196891","display_name":"Michael Schulte","orcid":"https://orcid.org/0000-0003-1305-406X"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Schulte","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5088178230"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":2.6426,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.90889354,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"657","last_page":"662"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7252236604690552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.677666962146759},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6206023097038269},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49261242151260376},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.44741880893707275},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4289754033088684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41768431663513184},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4176323413848877},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4161831736564636},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.41176837682724},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39011910557746887},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3223903775215149},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.30833178758621216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2980233132839203},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2933111786842346},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09956961870193481}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7252236604690552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.677666962146759},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6206023097038269},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49261242151260376},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.44741880893707275},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4289754033088684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41768431663513184},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4176323413848877},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4161831736564636},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.41176837682724},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39011910557746887},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3223903775215149},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.30833178758621216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2980233132839203},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2933111786842346},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09956961870193481},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W205270008","https://openalex.org/W1983096721","https://openalex.org/W2023264348","https://openalex.org/W2033733155","https://openalex.org/W2036853599","https://openalex.org/W2044206819","https://openalex.org/W2046574526","https://openalex.org/W2100516830","https://openalex.org/W2115172404","https://openalex.org/W2117285153","https://openalex.org/W2122636510","https://openalex.org/W2123306627","https://openalex.org/W2125126335","https://openalex.org/W2131413854","https://openalex.org/W2132511032","https://openalex.org/W2143331258","https://openalex.org/W2152958194","https://openalex.org/W2153175273","https://openalex.org/W2162639668","https://openalex.org/W3139689176","https://openalex.org/W4243824582","https://openalex.org/W4249006057","https://openalex.org/W4292169167","https://openalex.org/W6677264922"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2334181344","https://openalex.org/W2558276258","https://openalex.org/W2401095501","https://openalex.org/W2934889147","https://openalex.org/W2999459628","https://openalex.org/W4248614727","https://openalex.org/W1971683480","https://openalex.org/W4243333834","https://openalex.org/W4281924108"],"abstract_inverted_index":{"In":[0,80],"recent":[1],"years,":[2],"3D":[3,34,90,103,191],"technology":[4],"has":[5,13],"been":[6],"a":[7,18,168,190,195],"popular":[8,28],"area":[9],"of":[10,20,25,32,178],"study":[11],"that":[12,31,70,96,116,188],"allowed":[14],"researchers":[15],"to":[16,52,62,106,174],"explore":[17],"number":[19,177],"novel":[21],"computer":[22],"architectures.":[23],"One":[24],"the":[26,39,75,97,118,175,181,208],"more":[27,109,162],"topics":[29],"is":[30,50,77],"integrating":[33],"main":[35,55,91,104],"memory":[36,56,92,105,182,192,197],"dies":[37],"below":[38],"computing":[40],"die":[41],"and":[42,89,94,164],"connecting":[43],"them":[44],"with":[45,133],"through-silicon":[46],"vias":[47],"(TSVs).":[48],"This":[49],"assumed":[51],"reduce":[53],"off-chip":[54,148],"access":[57],"latencies":[58],"by":[59,124],"roughly":[60],"45%":[61],"60%.":[63],"Our":[64,185],"detailed":[65],"circuit-level":[66],"models,":[67,86],"however,":[68],"demonstrate":[69],"this":[71,81,202],"latency":[72,100],"reduction":[73,98],"from":[74,101],"TSVs":[76,126,140,158],"significantly":[78],"less.":[79],"paper,":[82],"we":[83],"present":[84],"these":[85],"compare":[87],"2D":[88],"latencies,":[93],"show":[95,115],"in":[99,136,167,171,180,211],"using":[102,125],"be":[107],"no":[108],"than":[110,147],"2.4":[111],"ns.":[112],"We":[113],"also":[114],"although":[117,189],"wider":[119,196],"I/O":[120,183],"bus":[121,198],"width":[122],"enabled":[123],"increases":[127],"performance,":[128,201],"it":[129],"may":[130,165,205],"do":[131],"so":[132],"an":[134],"increase":[135,170,200,204,210],"power":[137,143,154,172,212],"consumption.":[138,213],"Although":[139],"consume":[141],"less":[142,153],"per":[144,155],"bit":[145,156],"transfer":[146],"metal":[149],"interconnects":[150],"(11.2":[151],"times":[152],"transfer),":[157],"typically":[159],"use":[160],"considerably":[161],"bits":[163,179],"result":[166],"net":[169,209],"due":[173],"large":[176],"bus.":[184],"analysis":[186],"shows":[187],"hierarchy":[193],"exploiting":[194],"can":[199],"performance":[203],"not":[206],"justify":[207]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}