{"id":"https://openalex.org/W1994966754","doi":"https://doi.org/10.1109/aspdac.2013.6509649","title":"An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits","display_name":"An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1994966754","doi":"https://doi.org/10.1109/aspdac.2013.6509649","mag":"1994966754"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100345701","display_name":"Yu Li","orcid":"https://orcid.org/0000-0002-0722-4408"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Li Yu","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056795549","display_name":"Omar Mysore","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. Mysore","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007216982","display_name":"Lan Wei","orcid":"https://orcid.org/0000-0002-7430-8767"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lan Wei","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021651870","display_name":"Luca Daniel","orcid":"https://orcid.org/0000-0002-5880-3151"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Daniel","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056314310","display_name":"D.A. Antoniadis","orcid":"https://orcid.org/0000-0002-4836-6525"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Antoniadis","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048725993","display_name":"Ibrahim M. Elfadel","orcid":"https://orcid.org/0000-0003-3220-9987"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Elfadel","raw_affiliation_strings":["Masdar Institute of Science and Technology, UAE","Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Masdar Institute of Science and Technology, UAE","institution_ids":[]},{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066048721","display_name":"Duane S. Boning","orcid":"https://orcid.org/0000-0002-0417-445X"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Boning","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100345701"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.7093,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73531071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"521","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641619801521301},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5949153304100037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5217446088790894},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.48921847343444824},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.45433077216148376},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4503556191921234},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44368281960487366},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.43852195143699646},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4228630065917969},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.41807615756988525},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3722609281539917},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.35780635476112366},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35216522216796875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21817785501480103},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17557945847511292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15659546852111816},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13344532251358032},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11998847126960754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641619801521301},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5949153304100037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5217446088790894},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.48921847343444824},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.45433077216148376},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4503556191921234},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44368281960487366},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.43852195143699646},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4228630065917969},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.41807615756988525},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3722609281539917},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.35780635476112366},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35216522216796875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21817785501480103},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17557945847511292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15659546852111816},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13344532251358032},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11998847126960754},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.550000011920929,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1975331880","https://openalex.org/W2020185920","https://openalex.org/W2025028595","https://openalex.org/W2069345435","https://openalex.org/W2091881407","https://openalex.org/W2100043312","https://openalex.org/W2100324931","https://openalex.org/W2131947274","https://openalex.org/W2134067926","https://openalex.org/W2143150278","https://openalex.org/W2144492015"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2059812140","https://openalex.org/W2213903980","https://openalex.org/W2610514210","https://openalex.org/W90892980","https://openalex.org/W2912670917","https://openalex.org/W2757604236","https://openalex.org/W2111641067"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,9,33,38,54,92,118,121,134,152,155],"first":[6],"validation":[7],"of":[8,29,120,154,162],"virtual":[10],"source":[11],"(VS)":[12],"charge-based":[13],"compact":[14],"model":[15,35,55,71,123,136,157],"for":[16,37,124,140],"standard":[17,78],"cell":[18,79],"libraries":[19],"and":[20,49,101],"large-scale":[21,125],"digital":[22,126],"circuits.":[23],"With":[24],"only":[25],"a":[26,46,62,77,97,102,112,160],"modest":[27],"number":[28],"physically":[30],"meaningful":[31],"parameters,":[32],"VS":[34,70,122,135,156],"accounts":[36],"main":[39],"short-channel":[40],"effects":[41],"in":[42,111,142,159],"nanometer":[43],"technologies.":[44],"Using":[45],"novel":[47],"DC":[48],"transient":[50],"parameter":[51],"extraction":[52],"methodology,":[53],"is":[56,72,137],"verified":[57],"with":[58,81,89],"simulated":[59],"data":[60],"from":[61],"well-characterized,":[63],"industrial":[64,93],"40-nm":[65],"bulk":[66],"silicon":[67],"model.":[68],"The":[69],"used":[73],"to":[74,91,116],"fully":[75],"characterize":[76],"library":[80],"timing":[82],"comparisons":[83,148],"showing":[84],"less":[85],"than":[86],"2.7%":[87],"error":[88],"respect":[90],"design":[94,144],"kit.":[95],"Furthermore,":[96],"1001-stage":[98],"inverter":[99],"chain":[100],"32-bit":[103],"ripple-carry":[104],"adder":[105],"are":[106],"employed":[107],"as":[108],"test":[109],"cases":[110],"vendor":[113],"CAD":[114],"environment":[115],"validate":[117],"use":[119,153],"circuit":[127],"applications.":[128],"Parametric":[129],"Vdd":[130],"sweeps":[131],"show":[132],"that":[133,151],"also":[138],"ready":[139],"usage":[141],"low-power":[143],"methodologies.":[145],"Finally,":[146],"runtime":[147],"have":[149],"shown":[150],"results":[158],"speedup":[161],"about":[163],"7.6\u00d7.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}