{"id":"https://openalex.org/W2056763347","doi":"https://doi.org/10.1109/aspdac.2013.6509634","title":"Processor and DRAM integration by TSV-based 3-D stacking for power-aware SOCs","display_name":"Processor and DRAM integration by TSV-based 3-D stacking for power-aware SOCs","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2056763347","doi":"https://doi.org/10.1109/aspdac.2013.6509634","mag":"2056763347"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110109196","display_name":"S. C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shin-Shiun Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987668","display_name":"Chun-Kai Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Kai Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048709906","display_name":"Hsiu-Chuan Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]},{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiu-Chuan Shih","raw_affiliation_strings":["Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110074568","display_name":"Jen-Chieh Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Yeh","raw_affiliation_strings":["Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsinghua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Information and Communications Research Laboratory, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110109196"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.7093,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74864659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"47","issue":null,"first_page":"429","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9244999885559082},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7218464016914368},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6329056620597839},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5986266136169434},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5713053941726685},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5586994886398315},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5236958265304565},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5007562637329102},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.497254878282547},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4701055884361267},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4668270945549011},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44893065094947815},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.44408467411994934},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28631770610809326},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25223422050476074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2124328315258026},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17997997999191284},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.07029542326927185}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9244999885559082},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7218464016914368},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6329056620597839},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5986266136169434},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5713053941726685},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5586994886398315},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5236958265304565},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5007562637329102},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.497254878282547},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4701055884361267},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4668270945549011},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44893065094947815},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.44408467411994934},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28631770610809326},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25223422050476074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2124328315258026},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17997997999191284},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.07029542326927185},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1666750238","https://openalex.org/W1983096721","https://openalex.org/W2020546253","https://openalex.org/W2023264348","https://openalex.org/W2034565526","https://openalex.org/W2046574526","https://openalex.org/W2047569150","https://openalex.org/W2066794932","https://openalex.org/W2071208935","https://openalex.org/W2072730350","https://openalex.org/W2086481541","https://openalex.org/W2086716781","https://openalex.org/W2105102111","https://openalex.org/W2107304970","https://openalex.org/W2122636510","https://openalex.org/W2123598482","https://openalex.org/W2131029245","https://openalex.org/W2131413854","https://openalex.org/W2142094185","https://openalex.org/W2143807959","https://openalex.org/W2143823686","https://openalex.org/W2160428323","https://openalex.org/W2162204853","https://openalex.org/W2164586147","https://openalex.org/W2985278913","https://openalex.org/W3137284226","https://openalex.org/W3139689176","https://openalex.org/W4236469416","https://openalex.org/W4292169167","https://openalex.org/W6679498008"],"related_works":["https://openalex.org/W2133682266","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566","https://openalex.org/W4256652509","https://openalex.org/W2140219379","https://openalex.org/W2109715593"],"abstract_inverted_index":{"With":[0],"the":[1,7,16,34,58,68],"rapid":[2],"popularization":[3],"of":[4,79],"mobile":[5],"devices,":[6],"low-power":[8],"and":[9,25,33,36,60],"energy-efficient":[10],"became":[11],"far":[12],"more":[13],"important":[14],"than":[15],"system":[17,80],"operating":[18],"frequency.":[19],"This":[20],"work":[21],"demonstrates":[22],"a":[23],"processor":[24],"DRAM":[26,51],"integration":[27,47],"scheme":[28,48],"by":[29,41],"TSV-based":[30],"3-D":[31],"stacking":[32],"performance":[35,81],"energy":[37,61,75],"efficiency":[38],"is":[39,55,63],"evaluated":[40],"an":[42],"ESL":[43],"design":[44],"methodology.":[45],"The":[46],"comprising":[49],"Sans-Cache":[50],"(SCDRAM)":[52],"architecture":[53,70],"which":[54],"designed":[56],"under":[57],"power":[59],"considerations":[62],"explored.":[64],"Experiment":[65],"results":[66],"show":[67],"proposed":[69],"can":[71],"greatly":[72],"reduce":[73],"80%":[74],"while":[76],"having":[77],"23.5%":[78],"improvement.":[82]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}