{"id":"https://openalex.org/W2015711703","doi":"https://doi.org/10.1109/aspdac.2013.6509595","title":"Network flow modeling for escape routing on staggered pin arrays","display_name":"Network flow modeling for escape routing on staggered pin arrays","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2015711703","doi":"https://doi.org/10.1109/aspdac.2013.6509595","mag":"2015711703"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100893426","display_name":"Pei-Ci Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pei-Ci Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. D. F. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Engg, Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100893426"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.59310637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.791723906993866},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7266313433647156},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.6208202838897705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6041101813316345},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.5707898139953613},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.47874921560287476},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4538281559944153},{"id":"https://openalex.org/keywords/hexagonal-crystal-system","display_name":"Hexagonal crystal system","score":0.4326742887496948},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41546130180358887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39398008584976196},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3794221878051758},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32056450843811035},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22457298636436462},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19537779688835144},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16124564409255981},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.16113179922103882},{"id":"https://openalex.org/keywords/mechanics","display_name":"Mechanics","score":0.15115222334861755},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.07343795895576477}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.791723906993866},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7266313433647156},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.6208202838897705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6041101813316345},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.5707898139953613},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.47874921560287476},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4538281559944153},{"id":"https://openalex.org/C128765274","wikidata":"https://www.wikidata.org/wiki/Q663314","display_name":"Hexagonal crystal system","level":2,"score":0.4326742887496948},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41546130180358887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39398008584976196},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3794221878051758},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32056450843811035},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22457298636436462},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19537779688835144},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16124564409255981},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.16113179922103882},{"id":"https://openalex.org/C57879066","wikidata":"https://www.wikidata.org/wiki/Q41217","display_name":"Mechanics","level":1,"score":0.15115222334861755},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.07343795895576477},{"id":"https://openalex.org/C8010536","wikidata":"https://www.wikidata.org/wiki/Q160398","display_name":"Crystallography","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966766813","https://openalex.org/W2094923634","https://openalex.org/W2138421468","https://openalex.org/W3144995927","https://openalex.org/W4213060235","https://openalex.org/W4250275124","https://openalex.org/W6663888188"],"related_works":["https://openalex.org/W2075067217","https://openalex.org/W2149224531","https://openalex.org/W4254709952","https://openalex.org/W2026034687","https://openalex.org/W2137646787","https://openalex.org/W4247716783","https://openalex.org/W2160885658","https://openalex.org/W2103006090","https://openalex.org/W2143764757","https://openalex.org/W2151049287"],"abstract_inverted_index":{"Recently":[0],"staggered":[1,34,42,69,84],"pin":[2,11,35,43,70,85],"arrays":[3,44],"are":[4,75,89],"introduced":[5],"for":[6,22],"modern":[7],"designs":[8],"with":[9],"high":[10],"density.":[12],"Although":[13],"some":[14],"studies":[15],"have":[16],"been":[17],"done":[18],"on":[19,68],"escape":[20,65,94],"routing":[21,66,95],"hexagonal":[23,26],"arrays,":[24],"the":[25,50,64,80,97],"array":[27],"is":[28],"only":[29],"a":[30],"special":[31],"kind":[32],"of":[33,41,83,106],"array.":[36],"There":[37],"exist":[38],"other":[39],"kinds":[40],"in":[45],"current":[46],"industrial":[47],"designs,":[48],"and":[49],"existing":[51],"works":[52],"cannot":[53],"be":[54],"extended":[55],"to":[56,77,91,110],"solve":[57],"them.":[58],"In":[59],"this":[60],"paper,":[61],"we":[62],"study":[63],"problem":[67],"arrays.":[71,86],"Network":[72],"flow":[73],"models":[74,88,108],"proposed":[76],"correctly":[78],"model":[79],"capacity":[81,98],"constraints":[82,99],"Our":[87],"guaranteed":[90],"find":[92],"an":[93,111],"satisfying":[96],"if":[100],"there":[101],"exists":[102],"one.":[103],"The":[104],"correctness":[105],"these":[107],"lead":[109],"optimal":[112],"algorithm.":[113]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}