{"id":"https://openalex.org/W2022205778","doi":"https://doi.org/10.1109/aspdac.2013.6509577","title":"Design of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges","display_name":"Design of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2022205778","doi":"https://doi.org/10.1109/aspdac.2013.6509577","mag":"2022205778"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056677721","display_name":"Kiichi Niitsu","orcid":"https://orcid.org/0000-0002-3813-3955"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Niitsu","raw_affiliation_strings":["Gunma University, Kiryu, Japan","Nagoya University, Nagoya, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]},{"raw_affiliation_string":"Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089541278","display_name":"Naohiro Harigai","orcid":null},"institutions":[{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Harigai","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031069725","display_name":"Daiki Hirabayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Hirabayashi","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081575023","display_name":"Daiki Oki","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Oki","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067347468","display_name":"Masato Sakurai","orcid":"https://orcid.org/0000-0001-9296-3952"},"institutions":[{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Sakurai","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019563893","display_name":"Osamu Kobayashi","orcid":"https://orcid.org/0000-0001-8037-4624"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Kobayashi","raw_affiliation_strings":["STARC, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"STARC, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010763159","display_name":"Takahiro Yamaguchi","orcid":"https://orcid.org/0000-0003-0325-8878"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. J. Yamaguchi","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101691738","display_name":"Haruo Kobayashi","orcid":"https://orcid.org/0000-0002-0990-5522"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kobayashi","raw_affiliation_strings":["Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5056677721"],"corresponding_institution_ids":["https://openalex.org/I165735259","https://openalex.org/I258063972","https://openalex.org/I60134161"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.08778106,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"42","issue":null,"first_page":"103","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8850572109222412},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7388895153999329},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6991181969642639},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6910579204559326},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6563804149627686},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5695594549179077},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5424462556838989},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5369406342506409},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49282410740852356},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4805874824523926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47309115529060364},{"id":"https://openalex.org/keywords/uncorrelated","display_name":"Uncorrelated","score":0.42774707078933716},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4224897623062134},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.41816800832748413},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27017322182655334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18122327327728271},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15382370352745056}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8850572109222412},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7388895153999329},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6991181969642639},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6910579204559326},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6563804149627686},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5695594549179077},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5424462556838989},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5369406342506409},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49282410740852356},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4805874824523926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47309115529060364},{"id":"https://openalex.org/C169345407","wikidata":"https://www.wikidata.org/wiki/Q8216221","display_name":"Uncorrelated","level":2,"score":0.42774707078933716},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4224897623062134},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.41816800832748413},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27017322182655334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18122327327728271},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15382370352745056},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2294981364","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W2495024767"],"abstract_inverted_index":{"Design":[0],"of":[1,23,53,99],"a":[2,51,116],"clock":[3,16,25,33,37,68,137],"jitter":[4,46,128],"reduction":[5,125],"circuit":[6,96,142],"that":[7,18],"exploits":[8],"the":[9,14,24,35,40,78,85,140],"phase":[10,71,106],"blending":[11,31],"technique":[12],"between":[13],"uncorrelated":[15,32,67],"edges":[17,38],"are":[19,58],"self-delayed":[20],"by":[21,50,101,138],"multiples":[22],"cycle,":[26],"nT":[27],"is":[28],"presented.":[29],"By":[30],"edges,":[34,69],"output":[36],"approach":[39],"ideal":[41,79,92],"timing":[42,45,127],"and,":[43],"thus,":[44],"can":[47],"be":[48],"reduced":[49],"factor":[52],"\u221a2":[54],"per":[55],"stage.":[56],"There":[57],"three":[59],"technical":[60],"challenges":[61],"to":[62,132],"realize":[63],"this:":[64],"1)":[65],"generating":[66],"2)":[70],"averaging":[72],"with":[73,115,143],"small":[74],"time":[75],"offset":[76],"from":[77,91,129],"center":[80],"position,":[81],"and":[82,108],"3)":[83],"minimizing":[84],"error":[86],"in":[87,126,135],"nT-delay":[88,110],"being":[89],"deviated":[90],"nT.":[93],"The":[94],"proposed":[95,141],"overcomes":[97],"each":[98],"these":[100],"exploiting":[102],"an":[103,122],"nT-delay,":[104],"gated":[105],"blending,":[107],"self-calibrated":[109],"elements,":[111],"respectively.":[112],"Measurement":[113],"results":[114],"180-nm":[117],"CMOS":[118],"prototype":[119],"chip":[120],"demonstrated":[121],"approximately":[123],"four-fold":[124],"30.2":[130],"ps":[131,134],"8.8":[133],"500-MHz":[136],"cascading":[139],"four-stages.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}