{"id":"https://openalex.org/W1987704614","doi":"https://doi.org/10.1109/aspdac.2013.6509549","title":"Equivalent circuit model extraction for interconnects in 3D ICs","display_name":"Equivalent circuit model extraction for interconnects in 3D ICs","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1987704614","doi":"https://doi.org/10.1109/aspdac.2013.6509549","mag":"1987704614"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2013.6509549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040303061","display_name":"A. Ege Engin","orcid":"https://orcid.org/0000-0002-1598-4706"},"institutions":[{"id":"https://openalex.org/I26538001","display_name":"San Diego State University","ror":"https://ror.org/0264fdx42","country_code":"US","type":"education","lineage":["https://openalex.org/I26538001"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. E. Engin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, San Diego State University, San Diego, CA, USA","Department of Electrical and Computer Engineering, San Diego State University, CA 92131, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, San Diego State University, San Diego, CA, USA","institution_ids":["https://openalex.org/I26538001"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, San Diego State University, CA 92131, USA","institution_ids":["https://openalex.org/I26538001"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5040303061"],"corresponding_institution_ids":["https://openalex.org/I26538001"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67504453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7694985866546631},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5703967809677124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5703093409538269},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5638206005096436},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5626729130744934},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5118724703788757},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.496968537569046},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4957073926925659},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4801639914512634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39670389890670776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3449651896953583},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3368672728538513},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.3078373670578003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2650618553161621},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15413948893547058},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09080052375793457}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7694985866546631},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5703967809677124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5703093409538269},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5638206005096436},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5626729130744934},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5118724703788757},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.496968537569046},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4957073926925659},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4801639914512634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39670389890670776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3449651896953583},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3368672728538513},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.3078373670578003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2650618553161621},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15413948893547058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09080052375793457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2013.6509549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2013.6509549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W278005600","https://openalex.org/W1593525474","https://openalex.org/W2001537487","https://openalex.org/W2044056844","https://openalex.org/W2101762475","https://openalex.org/W2125263803","https://openalex.org/W2165192457","https://openalex.org/W2171353752","https://openalex.org/W6635291617","https://openalex.org/W6661508137"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W2084347051"],"abstract_inverted_index":{"Parasitic":[0],"RC":[1,28,45,101],"behavior":[2,76],"of":[3,13,18,33,47],"VLSI":[4],"interconnects":[5,54,108],"has":[6],"been":[7],"the":[8,26,44,68,71],"major":[9],"bottleneck":[10],"in":[11,109],"terms":[12],"latency":[14],"and":[15,61],"power":[16],"consumption":[17],"ICs.":[19],"Recent":[20],"3D":[21,87,111],"ICs":[22],"promise":[23],"to":[24,42,49,67,70,98],"reduce":[25],"parasitic":[27,100],"effect":[29],"by":[30],"making":[31],"use":[32],"through":[34],"silicon":[35],"vias":[36],"(TSVs).":[37],"It":[38],"is":[39],"therefore":[40],"essential":[41],"extract":[43,99],"model":[46],"TSVs":[48,58],"assess":[50],"their":[51],"promise.":[52],"Unlike":[53],"on":[55],"metal":[56],"layers,":[57],"exhibit":[59],"slow-wave":[60],"dielectric":[62],"quasi-transverse-electromagnetic":[63],"(TEM)":[64],"modes":[65],"due":[66],"coupling":[69],"semiconducting":[72],"substrate.":[73],"This":[74],"TSV":[75],"can":[77],"be":[78],"simulated":[79],"using":[80],"analytical":[81],"methods,":[82],"2D":[83],"electrostatic":[84],"simulators,":[85],"or":[86],"full-wave":[88],"electromagnetic":[89],"simulators.":[90],"In":[91],"this":[92],"paper,":[93],"we":[94],"describe":[95],"a":[96,110],"methodology":[97],"models":[102],"from":[103],"such":[104],"simulation":[105],"data":[106],"for":[107],"IC.":[112]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}