{"id":"https://openalex.org/W1966433652","doi":"https://doi.org/10.1109/aspdac.2012.6165062","title":"Low power memristor-based ReRAM design with Error Correcting Code","display_name":"Low power memristor-based ReRAM design with Error Correcting Code","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W1966433652","doi":"https://doi.org/10.1109/aspdac.2012.6165062","mag":"1966433652"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6165062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068606980","display_name":"Dimin Niu","orcid":"https://orcid.org/0000-0001-8440-3875"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dimin Niu","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100842380","display_name":"Xiao Yang","orcid":"https://orcid.org/0009-0003-8234-5992"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Xiao","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Pennsylvania State University, University Park 16802, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":3.7108,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.9361709,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9503368139266968},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7920932173728943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7039582133293152},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5825279355049133},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.548519492149353},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.516126275062561},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4912354350090027},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4351796507835388},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41536566615104675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27550917863845825},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2519725561141968},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19767621159553528},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10063338279724121},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08096614480018616}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9503368139266968},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7920932173728943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7039582133293152},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5825279355049133},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.548519492149353},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.516126275062561},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4912354350090027},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4351796507835388},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41536566615104675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27550917863845825},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2519725561141968},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19767621159553528},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10063338279724121},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08096614480018616},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2012.6165062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133620","is_oa":false,"landing_page_url":"http://gateway.isiknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=LinksAMR&SrcApp=PARTNER_APP&DestLinkType=FullRecord&DestApp=WOS&KeyUT=000309240000013","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1968288892","https://openalex.org/W1998385236","https://openalex.org/W2013055927","https://openalex.org/W2025636917","https://openalex.org/W2102255233","https://openalex.org/W2112181056","https://openalex.org/W2112768159","https://openalex.org/W2122733133","https://openalex.org/W2155462575","https://openalex.org/W2162651880","https://openalex.org/W6675347859","https://openalex.org/W6678426860"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W3173413269","https://openalex.org/W2538277406","https://openalex.org/W2291365531","https://openalex.org/W4238757201"],"abstract_inverted_index":{"The":[0],"emerging":[1],"memristor-based":[2,129],"Resistive":[3],"RAM":[4],"(ReRAM)":[5],"has":[6],"shown":[7],"great":[8],"potential":[9],"as":[10,23,31],"one":[11],"of":[12,43,48,57,67,70,80,88,124,134,151,179],"the":[13,19,32,36,41,44,55,68,71,78,81,110,113,121,125,132,145,157,165,176,180],"most":[14],"promising":[15],"memory":[16,103,114,154],"technologies,":[17],"with":[18],"unique":[20],"properties":[21],"such":[22],"high":[24],"density,":[25],"low-power,":[26],"good-scalability,":[27],"and":[28,108,131,161,168],"non-volatility.":[29],"However,":[30],"process":[33,37],"technology":[34],"scales,":[35],"variation":[38],"will":[39],"cause":[40],"deviation":[42],"actual":[45],"electrical":[46,82],"behavior":[47,83],"memristor.":[49],"Recently,":[50],"researchers":[51],"have":[52],"observed":[53],"that":[54],"probability":[56],"a":[58,65,76,152],"single":[59,153],"ReRAM":[60,130,172],"cell":[61],"switching":[62],"successfully":[63],"follows":[64],"function":[66],"logarithm":[69],"total":[72],"programming":[73],"time.":[74],"As":[75],"result,":[77],"uncertainty":[79],"results":[84],"in":[85,91,112,128,187],"different":[86],"degrees":[87],"error":[89,126],"rates":[90],"ReRAM-based":[92],"memory.":[93],"Traditional":[94],"ECC":[95,135,141],"(Error":[96],"Correcting":[97],"Code)":[98],"design":[99,182],"for":[100,163],"conventional":[101],"DRAM":[102],"is":[104,184],"used":[105],"to":[106,139,143,155],"detect":[107],"correct":[109],"errors":[111],"system.":[115],"In":[116,174],"this":[117],"paper,":[118],"based":[119,167,170],"on":[120],"mathematical":[122],"analysis":[123],"patterns":[127],"study":[133],"designs,":[136],"we":[137],"proposed":[138,181],"use":[140],"code":[142],"relax":[144],"BER":[146],"(Bit":[147],"Error":[148],"Rate)":[149],"requirement":[150],"improve":[156],"write":[158],"energy":[159],"consumption":[160],"latency":[162],"both":[164],"MOS":[166],"cross-point":[169],"memristor":[171],"designs.":[173],"addition,":[175],"performance/power/area":[177],"overhead":[178],"options":[183],"also":[185],"evaluated":[186],"detail.":[188]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}