{"id":"https://openalex.org/W2013275614","doi":"https://doi.org/10.1109/aspdac.2012.6165020","title":"A single-routing layered LDPC decoder for 10Gbase-T Ethernet in 130nm CMOS","display_name":"A single-routing layered LDPC decoder for 10Gbase-T Ethernet in 130nm CMOS","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2013275614","doi":"https://doi.org/10.1109/aspdac.2012.6165020","mag":"2013275614"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6165020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036499408","display_name":"Dan Bao","orcid":"https://orcid.org/0000-0002-7727-3037"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dan Bao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024377424","display_name":"Xubin Chen","orcid":"https://orcid.org/0000-0001-6223-8856"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xubin Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018817773","display_name":"Yuebin Huang","orcid":"https://orcid.org/0009-0001-8042-764X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuebin Huang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024386452","display_name":"Chuan Wu","orcid":"https://orcid.org/0000-0002-6861-3298"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuan Wu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100416565","display_name":"Yun Chen","orcid":"https://orcid.org/0000-0002-9934-9979"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013692767","display_name":"Xiao Yang Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State-Key Lab of ASIC and System, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5036499408"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71493064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"565","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.747900128364563},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6802763342857361},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6554264426231384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6172902584075928},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6170322895050049},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5845092535018921},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5686053037643433},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46198827028274536},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46062320470809937},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4409652650356293},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4326321482658386},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4249143600463867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4239177107810974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32080012559890747},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15409395098686218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13972687721252441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1275007426738739},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11773726344108582},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11125165224075317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.747900128364563},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6802763342857361},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6554264426231384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6172902584075928},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6170322895050049},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5845092535018921},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5686053037643433},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46198827028274536},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46062320470809937},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4409652650356293},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4326321482658386},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4249143600463867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4239177107810974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32080012559890747},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15409395098686218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13972687721252441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1275007426738739},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11773726344108582},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11125165224075317},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2012.6165020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1573665190","https://openalex.org/W2082661036","https://openalex.org/W2099643334","https://openalex.org/W2107301532","https://openalex.org/W2109756345","https://openalex.org/W2127002303","https://openalex.org/W2127370988","https://openalex.org/W2128765501","https://openalex.org/W2138551264","https://openalex.org/W2156938362","https://openalex.org/W2170214997","https://openalex.org/W4231200931","https://openalex.org/W6671063612","https://openalex.org/W7073925962"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W127342102","https://openalex.org/W3157359390","https://openalex.org/W2351616294","https://openalex.org/W595151692","https://openalex.org/W3203142394","https://openalex.org/W3123232098","https://openalex.org/W2462270101"],"abstract_inverted_index":{"A":[0],"highly-parallel":[1,57],"LDPC":[2],"decoder":[3,26,85],"architecture":[4,27,36],"for":[5,79],"10Gbase-T":[6],"applications":[7],"is":[8,37,82,86,96,108,120],"designed":[9,38],"in":[10,55,88],"this":[11],"paper.":[12],"Firstly,":[13],"we":[14,61],"reduce":[15],"the":[16,24,34,105],"routing":[17,31],"complexity":[18],"and":[19,43,51,67,104,113,124],"corresponding":[20],"power":[21,118],"consumption":[22,119],"by":[23,69],"proposed":[25,35],"based":[28],"on":[29],"single":[30],"networks.":[32],"Secondly,":[33],"with":[39,101],"pipelined":[40],"layered":[41,58,80],"scheduling":[42],"multi-block":[44],"parallel":[45],"decoding,":[46],"which":[47],"improves":[48],"operation":[49],"speed":[50],"removes":[52],"pipeline":[53],"stalls":[54],"conventional":[56],"scheduling.":[59],"Thirdly,":[60],"trade":[62],"off":[63],"between":[64],"hardware":[65],"cost":[66],"throughput":[68,107],"a":[70],"digit-serial":[71],"data-path.":[72],"Fourthly,":[73],"an":[74],"efficient":[75],"early-termination":[76],"circuit":[77],"suitable":[78],"decoding":[81,106],"designed.":[83],"The":[84,93,116],"implemented":[87],"130nm":[89],"1P8M":[90],"CMOS":[91],"process.":[92],"core":[94],"area":[95],"18.4mm":[97],"<sup":[98],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[100],"14%":[102],"reduction,":[103],"9.48Gbps":[109],"operating":[110],"at":[111,122],"278MHz":[112],"5":[114],"iterations.":[115],"tested":[117],"774mW":[121],"1.2V":[123],"80MHz.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}