{"id":"https://openalex.org/W2047154838","doi":"https://doi.org/10.1109/aspdac.2012.6165008","title":"Optimal prescribed-domain clock skew scheduling","display_name":"Optimal prescribed-domain clock skew scheduling","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2047154838","doi":"https://doi.org/10.1109/aspdac.2012.6165008","mag":"2047154838"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6165008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100361244","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-7654-7374"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Li Li","raw_affiliation_strings":["Electrical Engineering and Computer Science, Northwestern University, USA","Electrical Engineering and Computer Science, Northwestern University, China"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, China","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081521266","display_name":"Yinghai Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yinghai Lu","raw_affiliation_strings":["Electrical Engineering and Computer Science, Northwestern University, USA","Electrical Engineering and Computer Science, Northwestern University, China"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, China","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010044705","display_name":"Haidong Zhou","orcid":"https://orcid.org/0000-0002-1595-1912"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Electrical Engineering and Computer Science, Northwestern University, USA","Electrical Engineering and Computer Science, Northwestern University, China"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science, Northwestern University, China","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100361244"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11139217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"523","last_page":"527"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8219057321548462},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7687774300575256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7235193252563477},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7176281809806824},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7137323617935181},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5054841041564941},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5053759217262268},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49817967414855957},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4503145217895508},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4240448772907257},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.42091432213783264},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32420092821121216},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.23270836472511292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2103155255317688},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1949261724948883},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.18061280250549316},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1506214141845703},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.06571465730667114}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8219057321548462},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7687774300575256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7235193252563477},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7176281809806824},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7137323617935181},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5054841041564941},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5053759217262268},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49817967414855957},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4503145217895508},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4240448772907257},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.42091432213783264},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32420092821121216},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.23270836472511292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2103155255317688},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1949261724948883},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.18061280250549316},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1506214141845703},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.06571465730667114},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2012.6165008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6165008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1975596503","https://openalex.org/W1981792495","https://openalex.org/W1988123824","https://openalex.org/W2011778848","https://openalex.org/W2076907308","https://openalex.org/W2077243731","https://openalex.org/W2096283348","https://openalex.org/W2102627413","https://openalex.org/W2107369146","https://openalex.org/W2113367047","https://openalex.org/W2116259070","https://openalex.org/W2119211217","https://openalex.org/W2122533670","https://openalex.org/W2135347849","https://openalex.org/W2140367260","https://openalex.org/W2148609278","https://openalex.org/W2149116320","https://openalex.org/W2163318442","https://openalex.org/W3004540582","https://openalex.org/W3141997571","https://openalex.org/W3145128584","https://openalex.org/W3149293211","https://openalex.org/W4231706861","https://openalex.org/W4236324780","https://openalex.org/W4238752581","https://openalex.org/W4285719527","https://openalex.org/W6646006244","https://openalex.org/W6680394710"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2174922170","https://openalex.org/W3006003651","https://openalex.org/W1999924508","https://openalex.org/W1490763633","https://openalex.org/W1662010573"],"abstract_inverted_index":{"Clock":[0],"skew":[1,41,46,65,78,106,132],"scheduling":[2,42,47,66,79],"is":[3,25],"an":[4],"efficient":[5,99],"technique":[6],"to":[7,17,51,70,91,125],"minimize":[8],"the":[9,28,57,73,92,97,109,113,116],"cycle":[10],"period":[11],"by":[12,27,55,95,128],"properly":[13],"assigning":[14],"clock":[15,37,40,45,60,64,77,105,131],"delays":[16],"registers":[18],"in":[19,30],"a":[20,32,88],"circuit.":[21],"But":[22],"its":[23],"effectiveness":[24],"limited":[26],"difficulty":[29],"implementing":[31],"large":[33],"number":[34,58],"of":[35,59,75],"arbitrary":[36],"skews.":[38],"Multi-domain":[39],"and":[43,100],"prescribed-domain":[44,76,104],"are":[48],"two":[49],"alternatives":[50],"overcome":[52],"this":[53,84],"shortage":[54],"restricting":[56],"domains.":[61],"While":[62],"multi-domain":[63,130],"has":[67],"been":[68],"proved":[69],"be":[71],"NP-hard,":[72],"hardness":[74],"algorithm":[80,102],"remains":[81],"evasive.":[82],"In":[83],"paper,":[85],"we":[86],"give":[87],"positive":[89],"answer":[90],"open":[93],"question":[94],"presenting":[96],"first":[98],"optimal":[101,129],"for":[103],"scheduling.":[107,133],"Besides":[108],"runtime":[110],"improvement":[111],"over":[112],"previous":[114],"method,":[115],"experimental":[117],"results":[118],"on":[119],"ISCAS89":[120],"benchmarks":[121],"show":[122],"comparable":[123],"quality":[124],"those":[126],"generated":[127]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}