{"id":"https://openalex.org/W2061684544","doi":"https://doi.org/10.1109/aspdac.2012.6164989","title":"Voltage island-driven floorplanning considering level shifter placement","display_name":"Voltage island-driven floorplanning considering level shifter placement","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2061684544","doi":"https://doi.org/10.1109/aspdac.2012.6164989","mag":"2061684544"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6164989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102023230","display_name":"Jai-Ming Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007287295","display_name":"Wei-Yi Cheng","orcid":"https://orcid.org/0000-0001-8067-757X"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Yi Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027663283","display_name":"Chung\u2010Lin Lee","orcid":"https://orcid.org/0000-0001-8178-6938"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Lin Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007297271","display_name":"Richard C.J. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Richard C.J. Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan#TAB#","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102023230"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.473,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83900819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"443","last_page":"448"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9671238660812378},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5661272406578064},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5466289520263672},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5430336594581604},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5200278759002686},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4910886287689209},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.478779673576355},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4684206247329712},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43868422508239746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3139895796775818},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2642289400100708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25139525532722473},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23859232664108276},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11358246207237244}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9671238660812378},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5661272406578064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5466289520263672},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5430336594581604},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5200278759002686},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4910886287689209},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.478779673576355},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4684206247329712},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43868422508239746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3139895796775818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2642289400100708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25139525532722473},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23859232664108276},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11358246207237244},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2012.6164989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1582019256","https://openalex.org/W1967985871","https://openalex.org/W1999034258","https://openalex.org/W2007916227","https://openalex.org/W2055798429","https://openalex.org/W2073092303","https://openalex.org/W2082348718","https://openalex.org/W2083637347","https://openalex.org/W2098143668","https://openalex.org/W2110721922","https://openalex.org/W2113341980","https://openalex.org/W2113451265","https://openalex.org/W2141746747","https://openalex.org/W2145637658","https://openalex.org/W2149976210","https://openalex.org/W2156974682","https://openalex.org/W2166295488","https://openalex.org/W2168300107","https://openalex.org/W2168908650","https://openalex.org/W4237210060","https://openalex.org/W4238906052","https://openalex.org/W4241162192","https://openalex.org/W4243467301","https://openalex.org/W6664309405","https://openalex.org/W6682239439"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W2087871358","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2182445672","https://openalex.org/W2124495928","https://openalex.org/W2098218272","https://openalex.org/W2097517502","https://openalex.org/W2129355781"],"abstract_inverted_index":{"Low":[0],"power":[1,31,48,68,129],"has":[2,58],"become":[3],"a":[4,21,26,101,118,153],"burning":[5],"issue":[6],"in":[7,38,87,114,134],"modern":[8],"VLSI":[9],"design.":[10],"To":[11],"deal":[12],"with":[13],"this":[14,135],"problem,":[15],"the":[16,62,115,169],"multiple-supply":[17],"voltage":[18],"(MSV)":[19],"is":[20,171],"technique":[22],"widely":[23],"applied":[24],"to":[25,28,103,142,156],"design":[27],"reduce":[29],"its":[30],"consumption.":[32],"However,":[33],"there":[34],"exist":[35],"several":[36,71],"challenges":[37],"implementing":[39],"Multi-Voltage":[40],"designs,":[41],"which":[42,90,120],"includes":[43],"floorplanning,":[44,149],"level-shifter":[45],"placement,":[46],"and":[47,67,127,150,179],"planning":[49,130],"[5].":[50],"Among":[51],"these":[52,158],"challenges,":[53],"placement":[54],"of":[55,117,124],"level":[56,85,105,110,146,159,177,189],"shifters":[57,86,106,111,147,160,178,190],"direct":[59],"impacts":[60],"on":[61],"chip":[63],"area,":[64],"total":[65],"wirelength,":[66],"planning.":[69],"Although":[70],"works":[72],"considering":[73],"MSV":[74],"driven":[75],"floorplanning":[76],"have":[77],"been":[78],"proposed,":[79],"they":[80],"do":[81,175],"not":[82],"actually":[83],"place":[84,104,157,176],"their":[88,92],"flows,":[89],"makes":[91],"results":[93,166],"unrealistic.":[94],"Yu":[95],"et":[96],"al.":[97],"[19]":[98],"first":[99,138],"proposed":[100],"methodology":[102],"during":[107,148,191],"floorplanning.":[108,192],"But,":[109],"are":[112],"inserted":[113],"whitespace":[116],"chip,":[119],"would":[121],"increase":[122],"wirelength":[123,170,184],"long":[125],"wires":[126],"make":[128],"more":[131],"difficult.":[132],"Thus,":[133],"paper,":[136],"we":[137,174,186],"propose":[139],"two":[140],"ways":[141],"allocate":[143],"regions":[144],"for":[145],"then":[151],"give":[152],"two-stage":[154],"approach":[155],"at":[161],"proper":[162],"locations.":[163],"The":[164],"experimental":[165],"reveal":[167],"that":[168],"underestimated":[172],"if":[173,185],"it":[180],"can":[181,187],"obtain":[182],"smaller":[183],"consider":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}