{"id":"https://openalex.org/W2089530136","doi":"https://doi.org/10.1109/aspdac.2012.6164955","title":"An integrated and automated memory optimization flow for FPGA behavioral synthesis","display_name":"An integrated and automated memory optimization flow for FPGA behavioral synthesis","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2089530136","doi":"https://doi.org/10.1109/aspdac.2012.6164955","mag":"2089530136"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6164955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078548574","display_name":"Yuxin Wang","orcid":"https://orcid.org/0000-0003-4562-4055"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxin Wang","raw_affiliation_strings":["Computer Science Department, Peking University, China","PKU Joint Research Institute in Science and Engineering and Center for Energy-Efficient Computing and Applications, UCLA, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Peking University, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"PKU Joint Research Institute in Science and Engineering and Center for Energy-Efficient Computing and Applications, UCLA, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100364122","display_name":"Peng Zhang","orcid":"https://orcid.org/0000-0002-3456-1848"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Zhang","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100691549","display_name":"Cheng Xu","orcid":"https://orcid.org/0000-0002-0710-1061"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Computer Science Department, Peking University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Peking University, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4044,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.93341009,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8512376546859741},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6052074432373047},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5973285436630249},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5483997464179993},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5046135187149048},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4856909215450287},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47694340348243713},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4345254898071289},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4289436340332031},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4240071475505829},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4239465892314911},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42304202914237976},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.41270142793655396},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.37398433685302734},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3296542465686798},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31726741790771484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8512376546859741},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6052074432373047},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5973285436630249},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5483997464179993},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5046135187149048},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4856909215450287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47694340348243713},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4345254898071289},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4289436340332031},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4240071475505829},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4239465892314911},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42304202914237976},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.41270142793655396},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.37398433685302734},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3296542465686798},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31726741790771484},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2012.6164955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.6084","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.6084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/%7Econg/papers/aspdac12_yuxin.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W389472000","https://openalex.org/W1493629500","https://openalex.org/W1988382391","https://openalex.org/W2012687750","https://openalex.org/W2020458826","https://openalex.org/W2022738723","https://openalex.org/W2059843741","https://openalex.org/W2096648046","https://openalex.org/W2107114182","https://openalex.org/W2109483749","https://openalex.org/W2110421595","https://openalex.org/W2116040950","https://openalex.org/W2121963261","https://openalex.org/W2123412205","https://openalex.org/W2135906862","https://openalex.org/W2144293844","https://openalex.org/W2146757388","https://openalex.org/W2149590159","https://openalex.org/W2151962087","https://openalex.org/W2160545443","https://openalex.org/W2165972424","https://openalex.org/W3146814121","https://openalex.org/W4241166746","https://openalex.org/W4244816354","https://openalex.org/W4255542029","https://openalex.org/W6629598140"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2354036839","https://openalex.org/W2587873888","https://openalex.org/W3048967625","https://openalex.org/W4321458411","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4243576563","https://openalex.org/W2565280077","https://openalex.org/W1575240748"],"abstract_inverted_index":{"Behavioral":[0],"synthesis":[1],"tools":[2],"have":[3,43],"made":[4],"significant":[5],"progress":[6],"in":[7,23,31,105],"compiling":[8],"high-level":[9],"programs":[10],"into":[11,62,89],"register-transfer":[12],"level":[13],"(RTL)":[14],"specifications.":[15],"But":[16],"manually":[17],"rewriting":[18],"code":[19],"is":[20],"still":[21],"necessary":[22],"order":[24],"to":[25,66,103,136,147],"obtain":[26,67],"better":[27,69],"quality":[28],"of":[29,58,109,149],"results":[30,115],"memory":[32,40,53,84,87,101,107,140,143],"system":[33],"optimization.":[34],"In":[35,75],"recent":[36],"years":[37],"different":[38],"automated":[39,91],"optimization":[41,92],"techniques":[42,61],"been":[44],"proposed":[45],"and":[46,52,86,131],"implemented,":[47],"such":[48],"as":[49],"data":[50,80],"reuse":[51],"partitioning,":[54,85],"but":[55],"the":[56,106,137],"problem":[57],"integrating":[59],"these":[60],"an":[63,90,127],"applicable":[64],"flow":[65,93],"a":[68,73],"performance":[70],"has":[71],"become":[72],"challenge.":[74],"this":[76],"paper":[77],"we":[78],"integrate":[79],"reuse,":[81],"loop":[82],"pipelining,":[83],"merging":[88,144],"(AMO)":[94],"for":[95],"FPGA":[96],"behavioral":[97],"synthesis.":[98],"We":[99],"develop":[100],"padding":[102],"help":[104],"partitioning":[108],"indices":[110],"with":[111],"modulo":[112],"operations.":[113],"Experimental":[114],"on":[116],"Xilinx":[117],"Virtex-6":[118],"FPGAs":[119],"show":[120],"that":[121],"our":[122],"integrated":[123],"approach":[124,138],"can":[125],"gain":[126],"average":[128],"5.8\u00d7":[129],"throughput":[130],"4.55\u00d7":[132],"latency":[133],"improvement":[134],"compared":[135],"without":[139],"partitioning.":[141],"Moreover,":[142],"saves":[145],"up":[146],"44.32%":[148],"block":[150],"RAM":[151],"(BRAM).":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}