{"id":"https://openalex.org/W1998134747","doi":"https://doi.org/10.1109/aspdac.2012.6164954","title":"Clock-constrained simultaneous allocation and binding for multiplexer optimization in high-level synthesis","display_name":"Clock-constrained simultaneous allocation and binding for multiplexer optimization in high-level synthesis","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W1998134747","doi":"https://doi.org/10.1109/aspdac.2012.6164954","mag":"1998134747"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6164954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086789330","display_name":"Yuko Hara-Azumit","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuko Hara-Azumit","raw_affiliation_strings":["University of California, Irvine, USA","University of California Irvine (USA)"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine (USA)","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000257232","display_name":"Hiroyuki Tomiyama","orcid":"https://orcid.org/0000-0003-1655-7877"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Tomiyama","raw_affiliation_strings":["Ritsumeikan University, Japan","Ritsumeikan Univ., USA"],"affiliations":[{"raw_affiliation_string":"Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Ritsumeikan Univ., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086789330"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72315908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.852428674697876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6459949016571045},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6254255771636963},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5989198684692383},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.42190372943878174},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4057844281196594},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.38936173915863037},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.336709201335907},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17603468894958496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17386797070503235},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14132851362228394},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08847165107727051}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.852428674697876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6459949016571045},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6254255771636963},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5989198684692383},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.42190372943878174},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4057844281196594},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.38936173915863037},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.336709201335907},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17603468894958496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17386797070503235},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14132851362228394},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08847165107727051},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2012.6164954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2057807751","https://openalex.org/W2063747323","https://openalex.org/W2064559570","https://openalex.org/W2093842169","https://openalex.org/W2099516858","https://openalex.org/W2099676922","https://openalex.org/W2113962082","https://openalex.org/W2118578839","https://openalex.org/W2121492918","https://openalex.org/W2126106175","https://openalex.org/W2155314350","https://openalex.org/W2493328864","https://openalex.org/W3143816943","https://openalex.org/W3149596646","https://openalex.org/W4231455094","https://openalex.org/W4236186638","https://openalex.org/W4242391517","https://openalex.org/W4299296137","https://openalex.org/W6666544085","https://openalex.org/W6678242782"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2039899645","https://openalex.org/W3006003651","https://openalex.org/W2371342700","https://openalex.org/W331180034","https://openalex.org/W2107880456","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W1596690381","https://openalex.org/W4247180033"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,22,52,55],"novel":[4],"simultaneous":[5],"allocation":[6,34,79],"and":[7,64,78,82],"binding":[8,29,77],"method":[9],"in":[10,51],"high-level":[11],"synthesis,":[12],"which":[13],"minimizes":[14],"the":[15,37,46,60,67,71,86,121,125],"circuit":[16,127],"area":[17],"including":[18],"multiplexers":[19],"(MUXs)":[20],"under":[21,32],"clock":[23,62,68,87,122],"constraint.":[24,69],"Most":[25],"existing":[26],"works":[27],"on":[28],"minimize":[30],"MUXs":[31,47,92],"given":[33],"by":[35,89],"minimizing":[36],"number":[38],"of":[39],"interconnections,":[40],"but":[41],"do":[42],"not":[43],"care":[44],"where":[45,91],"would":[48,93],"be":[49,94],"inserted":[50],"circuit.":[53],"As":[54],"result,":[56],"they":[57],"cannot":[58],"guarantee":[59],"required":[61],"frequency":[63],"often":[65],"violate":[66],"On":[70],"contrary,":[72],"our":[73,118],"work":[74,97,119],"globally":[75],"optimizes":[76],"for":[80,109],"FUs":[81],"registers":[83],"while":[84],"meeting":[85],"constraint":[88,123],"considering":[90],"inserted.":[95],"Our":[96],"is":[98,112],"formulated":[99],"as":[100],"an":[101,105],"ILP":[102],"problem.":[103],"Also,":[104],"effective":[106],"ILP-based":[107],"heuristic":[108],"non-small":[110],"designs":[111],"presented.":[113],"Experimental":[114],"results":[115],"demonstrate":[116],"that":[117],"satisfies":[120],"with":[124],"minimum":[126],"area.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}