{"id":"https://openalex.org/W2062755007","doi":"https://doi.org/10.1109/aspdac.2012.6164951","title":"Post-silicon patching for verification/debugging with high-level models and programmable logic","display_name":"Post-silicon patching for verification/debugging with high-level models and programmable logic","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2062755007","doi":"https://doi.org/10.1109/aspdac.2012.6164951","mag":"2062755007"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2012.6164951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","[VLSI Design and Education Center (VDEC), University of Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[VLSI Design and Education Center (VDEC), University of Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073098982","display_name":"Hiroaki Yoshida","orcid":"https://orcid.org/0000-0002-5370-7451"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I1319490839","https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Yoshida","raw_affiliation_strings":["Japan Science and Technology Agency, Japan Science and Technology Agency-CREST, Japan","[VLSI Design and Education Center (VDEC), University of Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Science and Technology Agency, Japan Science and Technology Agency-CREST, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"[VLSI Design and Education Center (VDEC), University of Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"232","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8177682757377625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7500812411308289},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5763545036315918},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5145384669303894},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5143228769302368},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4783434569835663},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4525638222694397},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4445047378540039},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43074145913124084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40916985273361206},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34892737865448},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31424227356910706},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18793287873268127}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8177682757377625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7500812411308289},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5763545036315918},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5145384669303894},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5143228769302368},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4783434569835663},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4525638222694397},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4445047378540039},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43074145913124084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40916985273361206},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34892737865448},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31424227356910706},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18793287873268127}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2012.6164951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2012.6164951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2052945447","https://openalex.org/W2109876904","https://openalex.org/W2136262589","https://openalex.org/W2168098726","https://openalex.org/W2493328864","https://openalex.org/W3004531124","https://openalex.org/W3143952996","https://openalex.org/W4237135760","https://openalex.org/W6679853186"],"related_works":["https://openalex.org/W2804025759","https://openalex.org/W2613207706","https://openalex.org/W2102101196","https://openalex.org/W2119748374","https://openalex.org/W2114514951","https://openalex.org/W1972393920","https://openalex.org/W1996820488","https://openalex.org/W2391643687","https://openalex.org/W2368776736","https://openalex.org/W1994369951"],"abstract_inverted_index":{"Due":[0],"to":[1,51,133,227],"continuous":[2],"increase":[3],"of":[4,45,67,73,142,156,170,213],"design":[5],"complexity":[6],"in":[7,31,47,70,93,108,116,138,158],"SoC":[8],"development,":[9],"the":[10,53,139,143,154,208,211,220,228],"time":[11,54],"required":[12],"for":[13,21,55,75,79],"post-silicon":[14,56,76],"verification":[15,57],"and":[16,24,37,58,82,223,231],"debugging":[17,77],"keeps":[18],"increasing":[19],"especially":[20],"electrical":[22,80,189,196,236],"errors":[23,81,190,197],"very":[25,199],"corner":[26,83],"case":[27,84],"bugs":[28],"(which":[29],"happen":[30],"extreme":[32],"rare":[33],"but":[34],"actual":[35],"situations),":[36],"it":[38],"is":[39,49,187],"now":[40],"understood":[41],"that":[42,162,195],"some":[43],"sort":[44],"programmability":[46,69,137],"silicon":[48],"essential":[50],"reduce":[52],"debugging.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63,150,218],"discuss":[64,219],"partial":[65],"use":[66],"in-field":[68,103,136],"control":[71,110,140],"parts":[72,141],"circuits":[74,157],"processes":[78],"logical":[85],"bugs.":[86],"Our":[87,179],"method":[88],"deals":[89],"with":[90,98,239],"RTL":[91,145],"designs":[92,113],"FSMD":[94],"(Finite":[95],"State":[96],"Machine":[97],"Datapath)":[99],"by":[100,122,206],"adding":[101],"partially":[102],"programmability,":[104],"called":[105],"\u201cpatch":[106],"logic\u201d,":[107],"their":[109],"parts.":[111],"If":[112],"are":[114,130,173],"given":[115],"high":[117,125],"level":[118,126],"like":[119],"C-based":[120],"designs,":[121],"using":[123],"our":[124],"synthesis":[127],"techniques,":[128],"they":[129],"first":[131],"synthesized":[132,144],"include":[134],"such":[135,159],"automatically.":[146],"With":[147],"patch":[148,180,229],"logic":[149,181,230],"can":[151,182,203],"dynamically":[152],"change":[153],"behaviors":[155],"a":[160],"way":[161],"state":[163],"transition":[164],"sequences":[165],"as":[166,168],"well":[167],"values":[169,172],"internal":[171],"traced":[174],"based":[175],"on":[176,210,235],"user":[177],"requests.":[178],"also":[183,232],"check":[184],"if":[185],"there":[186],"an":[188,201],"or":[191],"not":[192],"periodically.":[193],"Assuming":[194],"occur":[198],"infrequently,":[200],"error":[202,237],"be":[204],"detected":[205],"comparing":[207],"equivalence":[209],"results":[212,234],"duplicated":[214,240],"computations.":[215,241],"Through":[216],"experiments":[217],"area,":[221],"timing,":[222],"power":[224],"overhead":[225],"due":[226],"show":[233],"detection":[238]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}
