{"id":"https://openalex.org/W3146794952","doi":"https://doi.org/10.1109/aspdac.2011.5722310","title":"Geyser-2: The second prototype CPU with fine-grained run-time power gating","display_name":"Geyser-2: The second prototype CPU with fine-grained run-time power gating","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3146794952","doi":"https://doi.org/10.1109/aspdac.2011.5722310","mag":"3146794952"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101599355","display_name":"Lei Zhao","orcid":"https://orcid.org/0009-0007-6072-2186"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"L. Zhao","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113800115","display_name":"D. Ikebuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Ikebuchi","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039915214","display_name":"Yoshiki Saito","orcid":"https://orcid.org/0000-0003-3212-6356"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Saito","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082206928","display_name":"Makoto Kamata","orcid":"https://orcid.org/0000-0002-5386-8220"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kamata","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110475954","display_name":"Naomi Seki","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Seki","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112255715","display_name":"Y. Kojima","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Kojima","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040819990","display_name":"H. Amano","orcid":"https://orcid.org/0000-0002-3473-9861"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Amano","raw_affiliation_strings":["Keio University, Japan"],"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065898451","display_name":"Satoshi Koyama","orcid":"https://orcid.org/0000-0002-9462-1603"},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Koyama","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109232116","display_name":"T. Hashida","orcid":null},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hashida","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083657028","display_name":"Y. Umahashi","orcid":null},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Umahashi","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049975050","display_name":"D. Masuda","orcid":null},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Masuda","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030692253","display_name":"Kimiyoshi Usami","orcid":"https://orcid.org/0000-0002-8911-3313"},"institutions":[{"id":"https://openalex.org/I171481255","display_name":"Shibaura Institute of Technology","ror":"https://ror.org/020wjcq07","country_code":"JP","type":"education","lineage":["https://openalex.org/I171481255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Usami","raw_affiliation_strings":["Shibaura Institute of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Shibaura Institute of Technology, Japan","institution_ids":["https://openalex.org/I171481255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102777218","display_name":"Kento Kimura","orcid":"https://orcid.org/0009-0005-3999-8001"},"institutions":[{"id":"https://openalex.org/I127317711","display_name":"Tokyo University of Agriculture","ror":"https://ror.org/05crbcr45","country_code":"JP","type":"education","lineage":["https://openalex.org/I127317711"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kimura","raw_affiliation_strings":["Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan","institution_ids":["https://openalex.org/I127317711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113814187","display_name":"M. Namiki","orcid":null},"institutions":[{"id":"https://openalex.org/I127317711","display_name":"Tokyo University of Agriculture","ror":"https://ror.org/05crbcr45","country_code":"JP","type":"education","lineage":["https://openalex.org/I127317711"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Namiki","raw_affiliation_strings":["Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Japan","institution_ids":["https://openalex.org/I127317711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108423228","display_name":"S. Takeda","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Takeda","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090578339","display_name":"Hiroshi Nakamura","orcid":"https://orcid.org/0009-0005-6505-1903"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Nakamura","raw_affiliation_strings":["University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103017591","display_name":"Masaaki Kondo","orcid":"https://orcid.org/0000-0002-6025-8738"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kondo","raw_affiliation_strings":["University of Electro-Communications, Japan"],"affiliations":[{"raw_affiliation_string":"University of Electro-Communications, Japan","institution_ids":["https://openalex.org/I20529979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":17,"corresponding_author_ids":["https://openalex.org/A5101599355"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":1.2651,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82711963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7449606657028198},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7071790099143982},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6860751509666443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5766260027885437},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.5203601717948914},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5119682550430298},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4579440951347351},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4425016939640045},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44093069434165955},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.43155962228775024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4310497045516968},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4220849275588989},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3839356303215027},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35342320799827576},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18432331085205078},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11494523286819458},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09230494499206543},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.08301407098770142},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.07437369227409363},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06905889511108398},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.06206163763999939}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7449606657028198},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7071790099143982},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6860751509666443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5766260027885437},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.5203601717948914},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5119682550430298},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4579440951347351},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4425016939640045},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44093069434165955},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.43155962228775024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4310497045516968},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4220849275588989},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3839356303215027},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35342320799827576},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18432331085205078},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11494523286819458},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09230494499206543},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.08301407098770142},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.07437369227409363},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06905889511108398},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.06206163763999939},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W576364895","https://openalex.org/W2043240286","https://openalex.org/W2119060381","https://openalex.org/W2143482204","https://openalex.org/W6681203127"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532","https://openalex.org/W2113774150","https://openalex.org/W2188626039"],"abstract_inverted_index":{"Geyser-2":[0,55],"is":[1,43,61,74,84],"the":[2,19,24,32,40,49,52,88],"second":[3],"prototype":[4,21],"MIPS":[5],"CPU":[6],"which":[7,73],"provides":[8,23],"a":[9,37],"fine-grained":[10,25],"run-time":[11,26,66],"power":[12,34],"gating":[13],"(PG)":[14],"controlled":[15],"by":[16],"instructions.":[17],"Geyser-l,":[18],"first":[20],"only":[22],"PG":[27,67],"core.":[28],"Although":[29],"it":[30,83],"demonstrated":[31],"leakage":[33],"reduction":[35],"on":[36,87],"real":[38,91],"chip,":[39],"operational":[41],"frequency":[42],"limited":[44],"at":[45,69],"60MHz":[46],"because":[47],"of":[48,51],"limitation":[50],"I/O":[53],"speed.":[54],"with":[56,71,90,94],"cache":[57],"and":[58,81],"TLB":[59],"mechanism":[60],"implemented":[62],"to":[63],"show":[64],"(1)":[65],"works":[68],"least":[70],"200MHz":[72],"commonly":[75],"used":[76],"clock":[77],"for":[78],"embedded":[79],"systems,":[80],"(2)":[82],"also":[85],"efficient":[86],"environment":[89],"application":[92],"programs":[93],"an":[95],"operating":[96],"system.":[97]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}