{"id":"https://openalex.org/W3149032496","doi":"https://doi.org/10.1109/aspdac.2011.5722307","title":"Row-based area-array I/O design planning in concurrent chip-package design flow","display_name":"Row-based area-array I/O design planning in concurrent chip-package design flow","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3149032496","doi":"https://doi.org/10.1109/aspdac.2011.5722307","mag":"3149032496"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003214707","display_name":"Ren-Jie Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ren-Jie Lee","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003214707"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.8072,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.78095119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"837","last_page":"842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7116090059280396},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.643774688243866},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5816776752471924},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5420149564743042},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5380444526672363},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.5110622644424438},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.48277226090431213},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4526701271533966},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.44691264629364014},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.43237632513046265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4201655387878418},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.41427183151245117},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34705179929733276},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3253350853919983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2953531742095947},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2906559705734253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25978362560272217},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17403846979141235},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.12678176164627075}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7116090059280396},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.643774688243866},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5816776752471924},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5420149564743042},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5380444526672363},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.5110622644424438},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.48277226090431213},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4526701271533966},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.44691264629364014},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.43237632513046265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4201655387878418},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.41427183151245117},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34705179929733276},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3253350853919983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2953531742095947},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2906559705734253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25978362560272217},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17403846979141235},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.12678176164627075},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1969208860","https://openalex.org/W1985647466","https://openalex.org/W2033032272","https://openalex.org/W2057531672","https://openalex.org/W2119933668","https://openalex.org/W2123733100","https://openalex.org/W2134623492","https://openalex.org/W2147776496","https://openalex.org/W2154194643","https://openalex.org/W2161314156","https://openalex.org/W2162844696","https://openalex.org/W3146244420","https://openalex.org/W4248208757","https://openalex.org/W6683570110"],"related_works":["https://openalex.org/W2031753133","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W1596716095","https://openalex.org/W2577477803","https://openalex.org/W1995592656","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W3172718840","https://openalex.org/W1987597317"],"abstract_inverted_index":{"IC-centric":[0,50],"design":[1,44,57,63,70,136,152,175],"flow":[2,58,186],"has":[3],"been":[4],"a":[5,12,54,84,116],"common":[6],"paradigm":[7],"when":[8],"designing":[9],"and":[10,15,33,81,94,125,154,165,181],"optimizing":[11],"system.":[13],"Package":[14],"board/system":[16],"designs":[17],"are":[18,46,179,187],"usually":[19],"followed":[20],"by":[21],"almost-ready":[22],"chip":[23,145,153],"designs,":[24],"which":[25,76],"causes":[26],"long":[27],"turn-around":[28],"time":[29],"communicating":[30],"with":[31,66,87,110,173],"package":[32,135,142,155],"system":[34],"houses.":[35],"In":[36],"this":[37,160,185],"paper,":[38],"the":[39,62,67,71,88,126,132,138,182],"realizations":[40],"of":[41,90,163,184],"area-array":[42],"I/O":[43,78,91,122,164],"methodologies":[45],"studied.":[47],"Different":[48],"from":[49],"flow,":[51,68],"we":[52,69],"propose":[53],"chip-package":[55],"concurrent":[56,174],"to":[59,106,151,159],"speed":[60],"up":[61],"time.":[64],"Along":[65],"I/O-bump":[72,108],"(and":[73,79],"P/G-bump)":[74],"tile":[75],"combines":[77],"P/G)":[80],"bump":[82,166],"into":[83],"hard":[85],"macro":[86],"considerations":[89],"power":[92],"connection":[93],"electrostatic":[95],"discharge":[96],"(ESD)":[97],"protection.":[98],"We":[99],"then":[100],"employ":[101],"an":[102,149],"I/O-row":[103],"based":[104],"scheme":[105],"place":[107],"tiles":[109],"existed":[111],"metal":[112],"layers.":[113],"By":[114],"such":[115],"scheme,":[117],"it":[118],"reduces":[119],"efforts":[120],"in":[121,156],"placement":[123],"legalization":[124],"redistribution":[127],"layer":[128],"(RDL)":[129],"routing.":[130],"With":[131],"emphasis":[133],"on":[134],"awareness,":[137],"proposed":[139],"methods":[140],"map":[141],"balls":[143],"onto":[144],"I/Os,":[146],"thus":[147],"providing":[148],"opportunity":[150],"parallel.":[157],"Due":[158],"early":[161],"study":[162],"planning,":[167],"faster":[168],"convergence":[169],"can":[170],"be":[171],"expected":[172],"flow.":[176],"The":[177],"results":[178],"encouraging":[180],"merits":[183],"reassuring.":[188]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}