{"id":"https://openalex.org/W3145117939","doi":"https://doi.org/10.1109/aspdac.2011.5722299","title":"Fault simulation and test generation for clock delay faults","display_name":"Fault simulation and test generation for clock delay faults","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3145117939","doi":"https://doi.org/10.1109/aspdac.2011.5722299","mag":"3145117939"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080764382","display_name":"Yoshinobu Higami","orcid":"https://orcid.org/0000-0002-2909-6777"},"institutions":[{"id":"https://openalex.org/I43545212","display_name":"Ehime University","ror":"https://ror.org/017hkng22","country_code":"JP","type":"education","lineage":["https://openalex.org/I43545212"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshinobu Higami","raw_affiliation_strings":["Graduate School of Science and Engineering, Ehime University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Ehime University, Japan","institution_ids":["https://openalex.org/I43545212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101529866","display_name":"Hiroshi Takahashi","orcid":"https://orcid.org/0000-0002-3654-6457"},"institutions":[{"id":"https://openalex.org/I43545212","display_name":"Ehime University","ror":"https://ror.org/017hkng22","country_code":"JP","type":"education","lineage":["https://openalex.org/I43545212"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Takahashi","raw_affiliation_strings":["Graduate School of Science and Engineering, Ehime University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Ehime University, Japan","institution_ids":["https://openalex.org/I43545212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108633014","display_name":"Shinya Kobayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I43545212","display_name":"Ehime University","ror":"https://ror.org/017hkng22","country_code":"JP","type":"education","lineage":["https://openalex.org/I43545212"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shin-ya Kobayashi","raw_affiliation_strings":["Graduate School of Science and Engineering, Ehime University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Ehime University, Japan","institution_ids":["https://openalex.org/I43545212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110218098","display_name":"Kewal K. Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kewal K. Saluja","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9501,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75159236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"799","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6738268733024597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6536974906921387},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5961854457855225},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5257362127304077},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.5202932953834534},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5105324983596802},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4183383285999298},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.41200998425483704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18150094151496887},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1782517433166504},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.17380043864250183},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07226845622062683},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0695497989654541},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06051456928253174},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.060487985610961914}],"concepts":[{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6738268733024597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6536974906921387},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5961854457855225},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5257362127304077},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.5202932953834534},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5105324983596802},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4183383285999298},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.41200998425483704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18150094151496887},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1782517433166504},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.17380043864250183},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07226845622062683},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0695497989654541},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06051456928253174},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.060487985610961914},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4209661438","display_name":"Development of methods for testing and diagnosing faults on clock lines in system LSIs","funder_award_id":"22500048","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1507615093","https://openalex.org/W2101059814","https://openalex.org/W2144560182","https://openalex.org/W2145598737","https://openalex.org/W2148650495","https://openalex.org/W2151526282","https://openalex.org/W2163535189","https://openalex.org/W6675211772"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W2568949342","https://openalex.org/W2340957901","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W2157154381","https://openalex.org/W3147038789","https://openalex.org/W2137958913","https://openalex.org/W597436784"],"abstract_inverted_index":{"In":[0,17,70],"this":[1,18],"paper,":[2,72],"we":[3,21,73,98],"investigate":[4],"the":[5,36,59,71,82,85,94,116],"effects":[6],"of":[7,38,61,84,89,118],"delay":[8,86,107],"faults":[9,92],"on":[10],"clock":[11,55,106],"lines":[12],"under":[13],"launch-on-capture":[14,62,95],"test":[15,63,100],"strategy.":[16],"fault":[19],"model":[20],"assume":[22],"that":[23],"scan-in":[24],"and":[25,87,109],"scan-out":[26],"operations,":[27],"being":[28],"relatively":[29],"slow,":[30],"can":[31],"perform":[32],"correctly":[33],"even":[34],"in":[35,93],"presence":[37],"a":[39,42,48,68,79],"fault.":[40,69],"However,":[41],"flip-flop":[43],"may":[44],"fail":[45],"to":[46,65,103,114],"capture":[47],"value":[49],"at":[50],"correct":[51],"timing":[52],"during":[53],"system":[54],"operation,":[56],"thus":[57],"requiring":[58],"use":[60],"strategy":[64],"detect":[66,104],"such":[67,91,105],"first":[74],"show":[75,110],"simulation":[76],"results":[77,113],"providing":[78],"relation":[80],"between":[81],"duration":[83],"difficulty":[88],"detecting":[90],"test.":[96],"Next,":[97],"propose":[99],"generation":[101],"methods":[102],"faults,":[108],"some":[111],"experimental":[112],"establish":[115],"effectiveness":[117],"our":[119],"methods.":[120]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}