{"id":"https://openalex.org/W4242675072","doi":"https://doi.org/10.1109/aspdac.2011.5722296","title":"Mask cost reduction with circuit performance consideration for self-aligned double patterning","display_name":"Mask cost reduction with circuit performance consideration for self-aligned double patterning","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W4242675072","doi":"https://doi.org/10.1109/aspdac.2011.5722296"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100461085","display_name":"Hongbo Zhang","orcid":"https://orcid.org/0000-0001-7259-5419"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongbo Zhang","raw_affiliation_strings":["Department of ECE, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069931478","display_name":"Yuelin Du","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuelin Du","raw_affiliation_strings":["Department of ECE, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["Department of ECE, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061862022","display_name":"Kai-Yuan Chao","orcid":"https://orcid.org/0009-0006-1057-1319"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Yuan Chao","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100461085"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.73717245,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"5756","issue":null,"first_page":"787","last_page":"792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12224","display_name":"Nanofabrication and Lithography Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiple-patterning","display_name":"Multiple patterning","score":0.7813131809234619},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6395553350448608},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5871924757957458},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.531805157661438},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.5055704116821289},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.5040518045425415},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.5032448172569275},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4546535313129425},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44794678688049316},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28980374336242676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2024957239627838},{"id":"https://openalex.org/keywords/resist","display_name":"Resist","score":0.19859260320663452},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1685740351676941},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15067598223686218},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.12910476326942444},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12779712677001953},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.12343505024909973},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09363895654678345}],"concepts":[{"id":"https://openalex.org/C177409738","wikidata":"https://www.wikidata.org/wiki/Q1917460","display_name":"Multiple patterning","level":4,"score":0.7813131809234619},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6395553350448608},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5871924757957458},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.531805157661438},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.5055704116821289},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.5040518045425415},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.5032448172569275},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4546535313129425},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44794678688049316},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28980374336242676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2024957239627838},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.19859260320663452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1685740351676941},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15067598223686218},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.12910476326942444},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12779712677001953},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.12343505024909973},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09363895654678345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1490663171","https://openalex.org/W1983210152","https://openalex.org/W1987738584","https://openalex.org/W2006010964","https://openalex.org/W2012552926","https://openalex.org/W2016669084","https://openalex.org/W2031935513","https://openalex.org/W2041600236","https://openalex.org/W2054055613","https://openalex.org/W2065627247","https://openalex.org/W2081228739","https://openalex.org/W2100344939","https://openalex.org/W2108352706","https://openalex.org/W2122197389","https://openalex.org/W2161958538","https://openalex.org/W2165763548","https://openalex.org/W2175772671","https://openalex.org/W2486040343","https://openalex.org/W3139835941","https://openalex.org/W3144063603","https://openalex.org/W4237191702","https://openalex.org/W4254569978","https://openalex.org/W6650186143","https://openalex.org/W6652025262","https://openalex.org/W6678133219","https://openalex.org/W6680636136"],"related_works":["https://openalex.org/W1595862343","https://openalex.org/W1520032252","https://openalex.org/W2098330390","https://openalex.org/W1980872675","https://openalex.org/W2094793671","https://openalex.org/W2575916813","https://openalex.org/W2102664849","https://openalex.org/W2036839078","https://openalex.org/W2047305564","https://openalex.org/W2334021962"],"abstract_inverted_index":{"Double":[0],"patterning":[1,69],"lithography":[2],"(DPL)":[3],"is":[4,39,51,66,98,124],"the":[5,14,32,83,87,103,125,131,144,147,152,176],"enabling":[6],"technology":[7,65],"for":[8,26,36,54,71,121,136],"printing":[9,27],"in":[10,169],"sub-32nm":[11],"nodes.":[12],"In":[13,107],"EDA":[15],"literature,":[16],"researchers":[17],"have":[18],"been":[19],"focusing":[20],"on":[21,86,130,146,184],"double-exposure":[22],"double-patterning":[23],"(DEDP)":[24],"DPL":[25,64],"arbitrary":[28],"2D":[29],"features":[30],"where":[31],"layout":[33],"decomposition":[34],"problem":[35,153],"double":[37,68],"exposure":[38],"an":[40],"interesting":[41],"graph":[42],"coloring":[43],"problem.":[44,159],"But":[45],"due":[46],"to":[47,56,102,128],"overlay":[48],"errors,":[49],"it":[50],"very":[52,99],"difficult":[53],"DEDP":[55],"print":[57],"even":[58],"1D":[59,72],"features.":[60],"A":[61],"more":[62],"promising":[63],"self-aligned":[67],"(SADP)":[70],"design.":[73],"SADP":[74,137],"first":[75,126],"prints":[76],"dense":[77],"lines":[78],"and":[79],"then":[80],"trims":[81],"away":[82],"portions":[84],"not":[85],"design":[88,140],"by":[89,150],"a":[90,112,139,155,165],"cut":[91,96,148,179],"mask.":[92],"The":[93],"complexity":[94,177],"of":[95,167,178],"mask":[97,113,132],"high,":[100],"adding":[101],"skyrocketing":[104],"manufacturing":[105],"cost.":[106],"this":[108],"paper":[109,127],"we":[110,172],"present":[111],"cost":[114,133],"reduction":[115,134],"method":[116],"with":[117,164,181],"circuit":[118],"performance":[119],"consideration":[120],"SADP.":[122],"This":[123],"focus":[129],"issue":[135],"from":[138],"perspective.":[141],"We":[142],"simplify":[143],"polygons":[145],"mask,":[149],"formulating":[151],"as":[154],"constrained":[156],"shortest":[157],"path":[158],"Experimental":[160],"results":[161],"show":[162],"that":[163],"set":[166],"layouts":[168],"28nm":[170],"technology,":[171],"can":[173],"largely":[174],"reduce":[175],"polygons,":[180],"little":[182],"impact":[183],"performance.":[185]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}