{"id":"https://openalex.org/W3149666399","doi":"https://doi.org/10.1109/aspdac.2011.5722290","title":"Design constraint of fine grain supply voltage control LSI","display_name":"Design constraint of fine grain supply voltage control LSI","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3149666399","doi":"https://doi.org/10.1109/aspdac.2011.5722290","mag":"3149666399"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101005482","display_name":"Atsuki Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsuki Inoue","raw_affiliation_strings":["Platform Technologies Laboratories, Fujitsu Laboratories Limited, Kawasaki, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Platform Technologies Laboratories, Fujitsu Laboratories Limited, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101005482"],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":1.2593,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.8261907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"760","last_page":"765"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6556758284568787},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6474519371986389},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6258086562156677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6040841937065125},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6000796556472778},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5443503260612488},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5034841895103455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4850172698497772},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.48129454255104065},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.416472852230072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38761383295059204},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.34261900186538696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3167359232902527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29278427362442017}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6556758284568787},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6474519371986389},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6258086562156677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6040841937065125},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6000796556472778},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5443503260612488},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5034841895103455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4850172698497772},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.48129454255104065},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.416472852230072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38761383295059204},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.34261900186538696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3167359232902527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29278427362442017},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1503103436","https://openalex.org/W1507504962","https://openalex.org/W1959849065","https://openalex.org/W2025516544","https://openalex.org/W2075059680","https://openalex.org/W2103368706","https://openalex.org/W2103845095","https://openalex.org/W2111064169","https://openalex.org/W2119060381","https://openalex.org/W2145954193","https://openalex.org/W2171452070","https://openalex.org/W2535517098","https://openalex.org/W6656594533","https://openalex.org/W6675577629"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W2140707386","https://openalex.org/W2339195741","https://openalex.org/W1965635593","https://openalex.org/W4210367193","https://openalex.org/W2041557219","https://openalex.org/W4249785026","https://openalex.org/W4239024842","https://openalex.org/W2152889779","https://openalex.org/W2548322003"],"abstract_inverted_index":{"A":[0],"supply":[1,31,84],"voltage":[2,32],"control":[3,33,59],"technique":[4],"for":[5,14,20,58],"realizing":[6],"low":[7],"power":[8,38,50,83],"LSI":[9,26],"is":[10],"utilized":[11],"not":[12],"only":[13],"general":[15],"purpose":[16],"processors,":[17],"but":[18],"also":[19],"custom":[21],"ASIC":[22],"thanks":[23],"to":[24,48],"advanced":[25],"design":[27,94],"environments.":[28],"Fine":[29],"grain":[30],"in":[34,37],"time":[35],"domain":[36],"gating":[39],"and":[40,75],"DVFS":[41],"scheme":[42],"are":[43],"seen":[44],"as":[45,93],"promising":[46],"techniques":[47],"reduce":[49],"consumption.":[51],"However,":[52],"they":[53],"require":[54],"additional":[55],"energy":[56,66,81],"consumption":[57,67],"themselves.":[60],"In":[61],"this":[62,69],"paper,":[63],"we":[64],"discuss":[65],"including":[68],"overhead":[70],"using":[71],"simple":[72],"circuit":[73],"model":[74],"make":[76],"it":[77],"clear":[78],"that":[79],"charging":[80],"of":[82],"line":[85],"limits":[86],"the":[87],"minimum":[88],"sleep":[89],"duration":[90],"or":[91],"cycles":[92],"constraint.":[95]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}