{"id":"https://openalex.org/W3143018483","doi":"https://doi.org/10.1109/aspdac.2011.5722281","title":"FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectories","display_name":"FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectories","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3143018483","doi":"https://doi.org/10.1109/aspdac.2011.5722281","mag":"3143018483"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088326953","display_name":"Chenjie Gu","orcid":"https://orcid.org/0000-0002-1339-4534"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chenjie Gu","raw_affiliation_strings":["EECS Department, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086798203","display_name":"Jaijeet Roychowdhury","orcid":"https://orcid.org/0000-0002-2684-2279"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaijeet Roychowdhury","raw_affiliation_strings":["EECS Department, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088326953"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.2827,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85534356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9825000166893005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7357869744300842},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6978371739387512},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6620152592658997},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5987938642501831},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5794587135314941},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.5397073030471802},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5373623967170715},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44748976826667786},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.4414900541305542},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4315963685512543},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20212188363075256},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08384567499160767}],"concepts":[{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7357869744300842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6978371739387512},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6620152592658997},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5987938642501831},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5794587135314941},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.5397073030471802},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5373623967170715},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44748976826667786},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.4414900541305542},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4315963685512543},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20212188363075256},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08384567499160767},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1507868192","https://openalex.org/W1511986666","https://openalex.org/W1599033249","https://openalex.org/W1984514442","https://openalex.org/W1989445634","https://openalex.org/W2031823362","https://openalex.org/W2110575115","https://openalex.org/W2133642820","https://openalex.org/W2154155067","https://openalex.org/W4236718688","https://openalex.org/W4242246215","https://openalex.org/W6650932037","https://openalex.org/W6682965233"],"related_works":["https://openalex.org/W4242459863","https://openalex.org/W127357700","https://openalex.org/W2724597727","https://openalex.org/W1480528870","https://openalex.org/W2508541108","https://openalex.org/W4243191745","https://openalex.org/W2315419748","https://openalex.org/W273478400","https://openalex.org/W1029445510","https://openalex.org/W2072177288"],"abstract_inverted_index":{"Abstraction":[0],"of":[1,27,58,80,109],"circuits":[2],"is":[3,37],"desirable":[4],"for":[5],"faster":[6],"simulation":[7],"and":[8,71,96,100],"high-level":[9],"system":[10],"verification.":[11],"In":[12],"this":[13],"paper,":[14],"we":[15],"present":[16],"an":[17,97],"algorithm":[18,46,60,74,91],"that":[19,48,64,102],"derives":[20],"a":[21,28,50,77,86,93],"Mealy":[22],"machine":[23],"from":[24,39,52],"differential":[25],"equations":[26],"circuit":[29,95],"by":[30],"learning":[31,45],"input-output":[32],"trajectories.":[33],"The":[34],"key":[35,56],"idea":[36],"adapted":[38],"Angluin's":[40,59],"DFA":[41,51],"(deterministic":[42],"finite":[43],"automata)":[44],"[1]":[47],"learns":[49],"another":[53],"DFA.":[54],"Several":[55],"components":[57],"are":[61],"modified":[62,73],"so":[63],"it":[65],"fits":[66],"in":[67],"our":[68,90],"problem":[69],"setting,":[70],"the":[72,81,103],"also":[75],"provides":[76],"reasonable":[78],"partitioning":[79],"continuous":[82],"state":[83],"space":[84],"as":[85],"by-product.":[87],"We":[88],"validate":[89],"on":[92],"latch":[94],"integrator":[98],"circuit,":[99],"demonstrate":[101],"resulting":[104],"FSMs":[105],"inherit":[106],"important":[107],"behaviors":[108],"original":[110],"circuits.":[111]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}