{"id":"https://openalex.org/W3149805494","doi":"https://doi.org/10.1109/aspdac.2011.5722280","title":"On-chip dynamic signal sequence slicing for efficient post-silicon debugging","display_name":"On-chip dynamic signal sequence slicing for efficient post-silicon debugging","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3149805494","doi":"https://doi.org/10.1109/aspdac.2011.5722280","mag":"3149805494"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064459016","display_name":"Yeonbok Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yeonbok Lee","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038712889","display_name":"Takeshi Matsumoto","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064459016"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":2.5301,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90732989,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"719","last_page":"724"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7647666931152344},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7607780694961548},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7291097044944763},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.706710934638977},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6651933193206787},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.5900518298149109},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.5624971389770508},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5086897015571594},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5040494799613953},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4863046109676361},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4611224830150604},{"id":"https://openalex.org/keywords/discrete-time-signal","display_name":"Discrete-time signal","score":0.4434853196144104},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.42070281505584717},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40836963057518005},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2621144950389862},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.165982186794281},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.1384076178073883},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1313953995704651},{"id":"https://openalex.org/keywords/signal-transfer-function","display_name":"Signal transfer function","score":0.09135660529136658}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7647666931152344},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7607780694961548},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7291097044944763},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.706710934638977},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6651933193206787},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.5900518298149109},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.5624971389770508},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5086897015571594},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5040494799613953},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4863046109676361},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4611224830150604},{"id":"https://openalex.org/C146749787","wikidata":"https://www.wikidata.org/wiki/Q15963867","display_name":"Discrete-time signal","level":5,"score":0.4434853196144104},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.42070281505584717},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40836963057518005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2621144950389862},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.165982186794281},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.1384076178073883},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1313953995704651},{"id":"https://openalex.org/C131021393","wikidata":"https://www.wikidata.org/wiki/Q7512759","display_name":"Signal transfer function","level":4,"score":0.09135660529136658},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W2098070460","https://openalex.org/W2122146819","https://openalex.org/W2123205813","https://openalex.org/W2138849113","https://openalex.org/W2142295179","https://openalex.org/W2168098726","https://openalex.org/W4237135760"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2765830098","https://openalex.org/W2967463586","https://openalex.org/W1971989957","https://openalex.org/W2517338020","https://openalex.org/W3157641275","https://openalex.org/W4312300846","https://openalex.org/W4206221578","https://openalex.org/W3029572990","https://openalex.org/W2011854888"],"abstract_inverted_index":{"In":[0],"post-silicon":[1],"debugging,":[2],"low":[3],"observability":[4],"of":[5,12,53,71,98,142,154,164],"internal":[6],"signal":[7,39,64,100,106,131],"values":[8,40,65,132,158],"and":[9,117],"large":[10],"amount":[11],"traces":[13],"are":[14,66],"considered":[15],"as":[16],"the":[17,37,72,79,135,152,155,165],"most":[18],"critical":[19],"problems.":[20],"To":[21,85],"address":[22],"these":[23],"problems,":[24],"we":[25,76,88,112,126],"propose":[26,89],"an":[27,45],"on-chip":[28],"circuitry":[29],"named":[30,92],"DSC":[31,119,172],"(Dynamic":[32],"Slicing":[33],"Circuit)":[34],"which":[35],"outputs":[36],"input":[38,63,74,130,144,157],"that":[41,133,151,163],"actually":[42],"influence":[43],"on":[44,121],"erroneous":[46],"output":[47,137],"value":[48,101,138],"in":[49,179],"a":[50,54,68,90,99,124,140],"particular":[51],"execution":[52],"chip":[55],"by":[56,81],"analyzing":[57],"dependencies":[58],"among":[59],"signals.":[60],"Since":[61],"such":[62],"usually":[67],"small":[69],"subset":[70],"entire":[73],"sequence,":[75,145],"can":[77],"reproduce":[78],"error":[80],"simulation":[82],"using":[83],"them.":[84,122],"realize":[86],"DSC,":[87],"variable":[91],"d-tag":[93],"(Dependency":[94],"Tag)":[95],"representing":[96],"dependency":[97],"with":[102],"respect":[103],"to":[104],"another":[105],"value.":[107],"For":[108],"demonstrating":[109],"our":[110],"method,":[111],"prepared":[113],"three":[114],"design":[115],"examples":[116],"implemented":[118],"circuits":[120],"As":[123],"result,":[125],"could":[127],"successfully":[128],"extract":[129],"influenced":[134],"target":[136],"from":[139],"number":[141,153],"random":[143],"for":[146,171],"every":[147],"case.":[148],"We":[149],"observed":[150],"extracted":[156],"was":[159],"significantly":[160],"smaller":[161],"than":[162],"original":[166],"sequence.":[167],"The":[168],"area":[169],"overhead":[170],"circuit":[173],"were":[174],"also":[175],"practical,":[176],"4":[177],"%":[178],"average.":[180]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}