{"id":"https://openalex.org/W3144727701","doi":"https://doi.org/10.1109/aspdac.2011.5722277","title":"A physical-location-aware fault redistribution for maximum IR-drop reduction","display_name":"A physical-location-aware fault redistribution for maximum IR-drop reduction","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3144727701","doi":"https://doi.org/10.1109/aspdac.2011.5722277","mag":"3144727701"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033997592","display_name":"Fu-Wei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fu-Wei Chen","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001360499","display_name":"Shih-Liang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Liang Chen","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014342696","display_name":"Yung\u2010Sheng Lin","orcid":"https://orcid.org/0000-0002-9522-1812"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Sheng Lin","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043578401","display_name":"TingTing Hwang","orcid":"https://orcid.org/0000-0002-7206-560X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"TingTing Hwang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.37595402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"701","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.8042291402816772},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7151938676834106},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6519724726676941},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6274853944778442},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5727909207344055},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.5428431630134583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5216888785362244},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4997551441192627},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4994473457336426},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4581150412559509},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43000921607017517},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4108756184577942},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34687915444374084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32570064067840576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2824755907058716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27458667755126953},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2010928988456726},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19279149174690247},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19160977005958557},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0850464403629303}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.8042291402816772},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7151938676834106},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6519724726676941},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6274853944778442},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5727909207344055},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.5428431630134583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5216888785362244},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4997551441192627},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4994473457336426},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4581150412559509},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43000921607017517},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4108756184577942},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34687915444374084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32570064067840576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2824755907058716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27458667755126953},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2010928988456726},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19279149174690247},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19160977005958557},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0850464403629303},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1568407911","https://openalex.org/W1849928240","https://openalex.org/W2056864235","https://openalex.org/W2064139224","https://openalex.org/W2125014350","https://openalex.org/W2126872604","https://openalex.org/W2171709869","https://openalex.org/W3146045665","https://openalex.org/W4240059611","https://openalex.org/W4242107829","https://openalex.org/W6638735712","https://openalex.org/W6675222231","https://openalex.org/W6678356202","https://openalex.org/W6678897769","https://openalex.org/W6823815530"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2802691720","https://openalex.org/W2940545572","https://openalex.org/W2154529098"],"abstract_inverted_index":{"To":[0],"guarantee":[1],"that":[2,46,104,122],"an":[3,17,126],"application":[4],"specific":[5],"integrated":[6],"circuits":[7],"(ASIC)":[8],"meets":[9],"its":[10],"timing":[11],"requirement,":[12],"at-speed":[13,27,75],"scan":[14,28],"testing":[15],"becomes":[16],"indispensable":[18],"procedure":[19],"for":[20],"verifying":[21],"the":[22,31,36,50,65,78,84,87,105],"performance":[23],"of":[24,80,89,128,132],"ASIC.":[25],"However,":[26,77],"test":[29,40,147],"suffers":[30],"test-induced":[32],"yield":[33],"loss.":[34],"Because":[35],"switching":[37,107],"activity":[38,108],"in":[39,47,145],"mode":[41],"is":[42,64,109],"much":[43],"higher":[44],"than":[45],"normal":[48],"mode,":[49],"switching-induced":[51],"large":[52],"current":[53],"drawn":[54],"causes":[55],"severe":[56],"IR":[57],"drop":[58],"and":[59,86],"increases":[60],"gate":[61],"delay.":[62],"X-filling":[63,81],"most":[66],"commonly":[67],"used":[68],"technique":[69],"to":[70,111,137],"reduce":[71],"IR-drop":[72,134],"effect":[73],"during":[74],"test.":[76],"effectiveness":[79],"depends":[82],"on":[83,119],"number":[85],"characteristic":[88],"X-bit":[90],"distribution.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"propose":[96],"a":[97,138],"physical-location-aware":[98],"X-identification":[99],"which":[100,141],"redistributes":[101],"faults":[102],"so":[103],"maximum":[106,133],"guaranteed":[110],"be":[112],"reduced":[113],"after":[114],"X-filling.":[115],"The":[116],"experimental":[117],"results":[118],"ITC'99":[120],"show":[121],"our":[123],"method":[124],"has":[125],"average":[127],"8.54%":[129],"more":[130],"reduction":[131],"as":[135],"compared":[136],"previous":[139],"work":[140],"re-distributes":[142],"X-bits":[143],"evenly":[144],"all":[146],"vectors.":[148]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}