{"id":"https://openalex.org/W3141997571","doi":"https://doi.org/10.1109/aspdac.2011.5722245","title":"A practical method for multi-domain clock skew optimization","display_name":"A practical method for multi-domain clock skew optimization","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3141997571","doi":"https://doi.org/10.1109/aspdac.2011.5722245","mag":"3141997571"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041392686","display_name":"Yanling Zhi","orcid":"https://orcid.org/0000-0002-4028-9289"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yanling Zhi","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010044705","display_name":"Haidong Zhou","orcid":"https://orcid.org/0000-0002-1595-1912"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Department of EECS, Northwestern University, USA","State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Northwestern University, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Microelectronics Department, Fudan University, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041392686"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":1.5898,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85803509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"521","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7684091925621033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7306094169616699},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6834565997123718},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6090096831321716},{"id":"https://openalex.org/keywords/branch-and-bound","display_name":"Branch and bound","score":0.5370802879333496},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5008053779602051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49739840626716614},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4012448489665985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38831627368927},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2667234539985657},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14993858337402344}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7684091925621033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7306094169616699},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6834565997123718},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6090096831321716},{"id":"https://openalex.org/C93693863","wikidata":"https://www.wikidata.org/wiki/Q897659","display_name":"Branch and bound","level":2,"score":0.5370802879333496},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5008053779602051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49739840626716614},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4012448489665985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38831627368927},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2667234539985657},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14993858337402344},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1879281873","https://openalex.org/W1983093080","https://openalex.org/W2011778848","https://openalex.org/W2096283348","https://openalex.org/W2163318442","https://openalex.org/W4231706861","https://openalex.org/W4245023281"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2174922170","https://openalex.org/W3006003651","https://openalex.org/W331180034","https://openalex.org/W2107880456","https://openalex.org/W1596690381","https://openalex.org/W2088914741","https://openalex.org/W2133326759","https://openalex.org/W2559451387","https://openalex.org/W2011677428"],"abstract_inverted_index":{"Clock":[0],"skew":[1,35],"scheduling":[2,36],"is":[3,37,65,81],"an":[4],"effective":[5],"technique":[6],"in":[7],"performance":[8],"optimization":[9],"of":[10,27,89,108],"sequential":[11,100],"circuits.":[12],"However,":[13],"with":[14,112],"process":[15],"variations,":[16],"it":[17],"becomes":[18],"more":[19],"difficult":[20],"to":[21,41,53,68,83],"reliably":[22],"implement":[23],"a":[24,38,50,77,93],"wide":[25],"spectrum":[26],"clock":[28,34],"delays":[29],"at":[30],"the":[31,71,86,104],"registers.":[32],"Multidomain":[33],"good":[39],"option":[40],"overcome":[42],"this":[43,46,58],"limitation.":[44],"In":[45],"paper,":[47],"we":[48],"propose":[49],"practical":[51],"method":[52,110],"efficiently":[54],"and":[55,76,106],"optimally":[56],"solve":[57],"problem.":[59],"A":[60],"framework":[61],"based":[62],"on":[63,98],"branch-and-bound":[64],"carefully":[66],"designed":[67],"search":[69],"for":[70,92],"optimal":[72],"clocking":[73],"domain":[74],"assignment,":[75],"greedy":[78],"clustering":[79],"algorithm":[80],"developed":[82],"quickly":[84],"estimate":[85],"upper":[87],"bound":[88],"cycle":[90],"period":[91],"given":[94],"branch.":[95],"Experiment":[96],"results":[97],"ISCAS89":[99],"benchmarks":[101],"show":[102],"both":[103],"optimality":[105],"efficiency":[107],"our":[109],"compared":[111],"previous":[113],"works.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}