{"id":"https://openalex.org/W3148245074","doi":"https://doi.org/10.1109/aspdac.2011.5722242","title":"An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs","display_name":"An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3148245074","doi":"https://doi.org/10.1109/aspdac.2011.5722242","mag":"3148245074"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068570925","display_name":"Kyuong-Hwan Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyuong-Hwan Lim","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049474875","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0002-6114-3772"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068570925"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.94592962,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8123313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"503","last_page":"508"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8197029829025269},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7594966888427734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6754412651062012},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5762506723403931},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5220358371734619},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5099529027938843},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4852471351623535},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47969743609428406},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.41662049293518066},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41245341300964355},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19187423586845398},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1478380262851715},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14773306250572205}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8197029829025269},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7594966888427734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6754412651062012},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5762506723403931},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5220358371734619},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5099529027938843},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4852471351623535},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47969743609428406},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.41662049293518066},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41245341300964355},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19187423586845398},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1478380262851715},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14773306250572205},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1976809982","https://openalex.org/W1992904457","https://openalex.org/W2100300233","https://openalex.org/W2110697119","https://openalex.org/W2138548848","https://openalex.org/W2142850552","https://openalex.org/W2155621287","https://openalex.org/W2173972090","https://openalex.org/W2174801549","https://openalex.org/W4233420466","https://openalex.org/W4243059613","https://openalex.org/W4243756995","https://openalex.org/W6681479143","https://openalex.org/W6682236896","https://openalex.org/W6682727965"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W1999924508","https://openalex.org/W2556166322","https://openalex.org/W4249038728","https://openalex.org/W2116259070","https://openalex.org/W2144282137","https://openalex.org/W2117814846"],"abstract_inverted_index":{"Satisfying":[0],"clock":[1,13,26,71,107,218],"skew":[2,72,108,211],"constraint":[3],"is":[4,28,52,88,145],"one":[5],"of":[6,95,106,127,133,154,203,213],"the":[7,12,17,25,37,46,70,82,93,104,125,130,139,151,171,178,201],"most":[8],"important":[9,90],"tasks":[10],"in":[11,35,168],"tree":[14,27],"synthesis.":[15],"Moreover,":[16],"task":[18],"becomes":[19],"much":[20],"harder":[21],"to":[22,40,68,81,91,103,135,146,157,160],"solve":[23,69],"as":[24,45],"designed":[29],"under":[30,75,112,196],"multiple":[31,76,113],"power":[32,47,77,114,162,198],"mode":[33,48],"environment,":[34],"which":[36,142,175],"voltage":[38],"applied":[39],"some":[41],"design":[42],"module":[43],"varies":[44],"changes.":[49],"Recently,":[50],"it":[51,87],"shown":[53],"that":[54,122,167],"adjustable":[55],"delay":[56,60,152,183],"buffer":[57],"(ADB)":[58],"whose":[59],"can":[61,65],"be":[62,66,136,147,158],"tuned":[63],"dynamically":[64],"used":[67],"problem":[73,105],"effectively":[74],"modes.":[78,115],"However,":[79],"due":[80],"area/control":[83],"overhead":[84],"by":[85,205],"ADBs":[86,111,134,204],"very":[89],"minimize":[92],"number":[94,132,202],"ADBs.":[96],"This":[97],"work":[98,173],"provides":[99],"a":[100,118],"complete":[101],"solution":[102],"minimization":[109],"using":[110],"We":[116],"propose":[117],"linear-time":[119],"optimal":[120],"algorithm":[121,187],"simultaneously":[123],"solves":[124],"problems":[126],"computing":[128],"(1)":[129],"minimum":[131],"used,":[137],"(2)":[138],"location":[140],"at":[141,210],"each":[143,155,161],"ADB":[144,156,179],"placed,":[148],"and":[149,182],"(3)":[150],"value":[153],"assigned":[159],"mode.":[163],"Experimental":[164],"results":[165],"show":[166],"comparison":[169],"with":[170,216],"previous":[172],"[8]":[174],"iteratively":[176],"performs":[177],"allocation,":[180],"placement,":[181],"assignment,":[184],"our":[185],"integrated":[186],"produces":[188],"consistently":[189],"better":[190],"designs":[191],"for":[192],"all":[193],"tested":[194],"benchmarks":[195],"four":[197],"modes,":[199],"reducing":[200],"9.27%":[206],"further":[207],"on":[208],"average":[209],"bound":[212],"30ps~50ps":[214],"even":[215],"shorter":[217],"latencies.":[219]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}