{"id":"https://openalex.org/W3147745055","doi":"https://doi.org/10.1109/aspdac.2011.5722234","title":"Register pressure aware scheduling for high level synthesis","display_name":"Register pressure aware scheduling for high level synthesis","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3147745055","doi":"https://doi.org/10.1109/aspdac.2011.5722234","mag":"3147745055"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085925143","display_name":"Rami Beidas","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Rami Beidas","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054877234","display_name":"Wai Sum Mong","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wai Sum Mong","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109246835","display_name":"Jianwen Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jianwen Zhu","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085925143"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62718335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"461","last_page":"466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.8495310544967651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.832990825176239},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.7169902324676514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5825634002685547},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5742926597595215},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.5271560549736023},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5215929746627808},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5023837089538574},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4869931638240814},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.47710472345352173},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.3750602602958679},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.36852800846099854},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.2775181531906128},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21014589071273804},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19945701956748962},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1931934654712677},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1844397783279419},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17599895596504211},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.11143580079078674},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1029653251171112}],"concepts":[{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.8495310544967651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.832990825176239},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.7169902324676514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5825634002685547},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5742926597595215},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.5271560549736023},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5215929746627808},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5023837089538574},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4869931638240814},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.47710472345352173},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.3750602602958679},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.36852800846099854},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.2775181531906128},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21014589071273804},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19945701956748962},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1931934654712677},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1844397783279419},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17599895596504211},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.11143580079078674},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1029653251171112},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1480903797","https://openalex.org/W1510117796","https://openalex.org/W1523901979","https://openalex.org/W1567363020","https://openalex.org/W1585371887","https://openalex.org/W1963951527","https://openalex.org/W2024598204","https://openalex.org/W2025812093","https://openalex.org/W2075728160","https://openalex.org/W2093842169","https://openalex.org/W2100882463","https://openalex.org/W2101981435","https://openalex.org/W2102502584","https://openalex.org/W2104683808","https://openalex.org/W2109352587","https://openalex.org/W2116021187","https://openalex.org/W2116299797","https://openalex.org/W2119102557","https://openalex.org/W2126493658","https://openalex.org/W2130310267","https://openalex.org/W2136693413","https://openalex.org/W2140339776","https://openalex.org/W2153801278","https://openalex.org/W2165550260","https://openalex.org/W4206153422","https://openalex.org/W4230232370","https://openalex.org/W4232821543","https://openalex.org/W4236145149","https://openalex.org/W4236745334","https://openalex.org/W4241280460","https://openalex.org/W4242269253","https://openalex.org/W4242411138","https://openalex.org/W4246219036","https://openalex.org/W4246404305","https://openalex.org/W4250589301","https://openalex.org/W6634861328"],"related_works":["https://openalex.org/W2788049983","https://openalex.org/W1540718544","https://openalex.org/W4238764801","https://openalex.org/W2017069727","https://openalex.org/W1513380625","https://openalex.org/W2485976130","https://openalex.org/W2016937272","https://openalex.org/W150487839","https://openalex.org/W3123712173","https://openalex.org/W2156141263"],"abstract_inverted_index":{"Variations":[0],"of":[1,8,32,57,63,145,171,178],"list":[2,28],"scheduling":[3,9,29,92],"became":[4],"the":[5,33,47,133,148,153,166,172,196],"de-facto":[6],"standard":[7],"straight":[10],"line":[11],"code":[12],"in":[13,55,60,120,132,182,207],"software":[14],"compilers,":[15],"a":[16,38,75,84,103,108,176,183],"trend":[17],"faithfully":[18],"inherited":[19],"by":[20,46,142],"high-level":[21],"synthesis":[22,76,199],"solutions.":[23],"Due":[24],"to":[25,93,111,114,138,165,175,204],"its":[26],"nature,":[27],"is":[30,100],"oblivious":[31],"tightly":[34],"coupled":[35],"register":[36,95,115,140,184],"pressure;":[37],"dangling":[39],"fundamental":[40],"problem":[41],"that":[42,89],"has":[43],"been":[44],"attacked":[45],"compiler":[48,134],"community":[49],"for":[50],"decades,":[51],"and":[52,65,117,159,192,198],"which":[53,81,136],"results,":[54],"case":[56],"highlevel":[58],"synthesis,":[59],"excessive":[61],"instantiations":[62],"registers":[64],"accompanying":[66],"steering":[67],"logic.":[68],"To":[69],"alleviate":[70],"this":[71],"problem,":[72,107],"we":[73],"propose":[74],"framework":[77],"called":[78],"soft":[79],"scheduling,":[80],"acts":[82],"as":[83,102],"resource":[85],"unconstrained":[86],"pre-scheduling":[87],"stage":[88],"restricts":[90],"subsequent":[91],"minimize":[94],"pressure.":[96],"This":[97],"optimization":[98],"objective":[99],"formulated":[101],"live":[104],"range":[105],"minimization":[106],"measure":[109],"shown":[110],"be":[112],"proportional":[113],"pressure,":[116],"optimally":[118],"solved":[119],"polynomial":[121],"time":[122],"using":[123],"minimum":[124],"cost":[125],"network":[126],"flow":[127],"formulation.":[128],"Unlike":[129],"past":[130],"solutions":[131],"community,":[135],"try":[137],"reduce":[139],"pressure":[141,185],"local":[143],"serialization":[144],"subject":[146,164],"instructions,":[147],"proposed":[149,173],"solution":[150,174],"operates":[151],"on":[152,188,195],"entire":[154],"basic":[155],"block":[156],"or":[157],"hyperblock":[158],"systematically":[160],"handles":[161],"instruction":[162],"chaining":[163],"same":[167],"objective.":[168],"The":[169],"application":[170],"set":[177],"real-life":[179],"benchmarks":[180],"results":[181],"reduction":[186],"ranging,":[187],"average,":[189],"between":[190],"11%":[191],"41%":[193],"depending":[194],"compilation":[197],"configurations":[200],"with":[201],"minor":[202],"2%":[203],"4%":[205],"increase":[206],"schedule":[208],"latency.":[209]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}