{"id":"https://openalex.org/W3144830948","doi":"https://doi.org/10.1109/aspdac.2011.5722227","title":"Fast data-cache modeling for native co-simulation","display_name":"Fast data-cache modeling for native co-simulation","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3144830948","doi":"https://doi.org/10.1109/aspdac.2011.5722227","mag":"3144830948"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077809133","display_name":"H\u00e9ctor Posadas","orcid":"https://orcid.org/0000-0002-1427-7524"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Hector Posadas","raw_affiliation_strings":["University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022443793","display_name":"Luis D\u00edaz","orcid":"https://orcid.org/0000-0001-8292-2049"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Diaz","raw_affiliation_strings":["University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032788928","display_name":"Eugenio Villar","orcid":"https://orcid.org/0000-0002-6541-6176"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eugenio Villar","raw_affiliation_strings":["University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"University of Cantabria, ETSIIT, Av. Los Castros sn Santander, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077809133"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":1.7711,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.86732211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"53","issue":null,"first_page":"425","last_page":"430"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8579869270324707},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8457553386688232},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6076315641403198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5556092262268066},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5122055411338806},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.48137858510017395},{"id":"https://openalex.org/keywords/co-simulation","display_name":"Co-simulation","score":0.45385345816612244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3474385142326355},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3305332362651825}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8579869270324707},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8457553386688232},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6076315641403198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5556092262268066},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5122055411338806},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.48137858510017395},{"id":"https://openalex.org/C2780974030","wikidata":"https://www.wikidata.org/wiki/Q16951926","display_name":"Co-simulation","level":2,"score":0.45385345816612244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3474385142326355},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3305332362651825}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1543672223","https://openalex.org/W1555915743","https://openalex.org/W1614261443","https://openalex.org/W1986449043","https://openalex.org/W2016837603","https://openalex.org/W2131771876","https://openalex.org/W2146812414","https://openalex.org/W2149003795","https://openalex.org/W2170692588","https://openalex.org/W3146195631","https://openalex.org/W3150274186","https://openalex.org/W4247903974","https://openalex.org/W4255680402","https://openalex.org/W6628737705","https://openalex.org/W6636332157","https://openalex.org/W6654785161","https://openalex.org/W6675338014","https://openalex.org/W6679734700"],"related_works":["https://openalex.org/W2147122795","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2268996566","https://openalex.org/W2109715593","https://openalex.org/W3161817247","https://openalex.org/W2012518269","https://openalex.org/W2068309140","https://openalex.org/W57688818"],"abstract_inverted_index":{"Efficient":[0],"design":[1,27],"of":[2,41,59,82,139,142],"large":[3],"multiprocessor":[4],"embedded":[5],"systems":[6,24],"requires":[7],"fast,":[8],"early":[9,26],"performance":[10,55],"modeling":[11,90,111],"techniques.":[12],"Native":[13],"co-simulation":[14,95],"has":[15],"been":[16,97],"proposed":[17],"as":[18,64],"a":[19,38,47,106,137],"fast":[20,93,107],"solution":[21],"for":[22,92,109,119,155],"evaluating":[23],"in":[25,35,122],"steps.":[28],"Annotated":[29],"SW":[30],"execution":[31],"can":[32],"be":[33,68],"performed":[34],"conjunction":[36],"with":[37,115,136,144],"virtual":[39],"model":[40,126],"the":[42,57,61,75,80,87,116,128],"HW":[43],"platform":[44],"to":[45,130,146],"generate":[46],"complete":[48],"system":[49,62],"simulation.":[50],"To":[51,85],"obtain":[52,131],"sufficiently":[53],"accurate":[54],"estimations,":[56],"effect":[58],"all":[60],"components,":[63],"processor":[65],"caches,":[66],"must":[67],"considered.":[69],"ISS-based":[70],"cache":[71,89,132],"models":[72],"slow":[73],"down":[74],"simulation":[76],"speed,":[77],"greatly":[78],"reducing":[79],"efficiency":[81],"native-based":[83],"co-simulations.":[84],"solve":[86],"problem,":[88],"techniques":[91],"native":[94,123],"have":[96],"proposed,":[98],"but":[99],"only":[100],"considering":[101],"instruction-caches.":[102],"In":[103],"this":[104],"paper,":[105],"technique":[108],"data-cache":[110],"is":[112],"presented,":[113],"together":[114],"instrumentation":[117],"required":[118],"its":[120],"application":[121],"execution.":[124],"The":[125],"allows":[127],"designer":[129],"hit/miss":[133],"rate":[134,149],"estimations":[135],"speed-up":[138],"two":[140],"orders":[141],"magnitude":[143],"respect":[145],"ISS.":[147],"Miss":[148],"estimation":[150],"error":[151],"remains":[152],"below":[153],"5%":[154],"representative":[156],"examples.":[157]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}