{"id":"https://openalex.org/W3148319637","doi":"https://doi.org/10.1109/aspdac.2011.5722226","title":"T-SPaCS &amp;#x2014; A two-level single-pass cache simulation methodology","display_name":"T-SPaCS &amp;#x2014; A two-level single-pass cache simulation methodology","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3148319637","doi":"https://doi.org/10.1109/aspdac.2011.5722226","mag":"3148319637"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050497934","display_name":"Wei Zang","orcid":"https://orcid.org/0000-0002-2906-234X"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei Zang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035415168","display_name":"Ann Gordon-Ross","orcid":"https://orcid.org/0000-0001-8865-8381"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050497934"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75928224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"419","last_page":"424"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8724862933158875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878135442733765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.773406445980072},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6868689060211182},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5914748311042786},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5743753910064697},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5634114742279053},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.5248753428459167},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4989497661590576},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.48843684792518616},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.470525860786438},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.46825987100601196}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8724862933158875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878135442733765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.773406445980072},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6868689060211182},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5914748311042786},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5743753910064697},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5634114742279053},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.5248753428459167},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4989497661590576},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.48843684792518616},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.470525860786438},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.46825987100601196}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1624489350","https://openalex.org/W2049964141","https://openalex.org/W2056971515","https://openalex.org/W2068660999","https://openalex.org/W2070553643","https://openalex.org/W2101234575","https://openalex.org/W2110500672","https://openalex.org/W2112096947","https://openalex.org/W2141103990","https://openalex.org/W2164705534","https://openalex.org/W3149485789"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2535115842","https://openalex.org/W2734782074","https://openalex.org/W2546991807","https://openalex.org/W2020176098","https://openalex.org/W2076114130","https://openalex.org/W2121191383","https://openalex.org/W1584415117","https://openalex.org/W2500877097","https://openalex.org/W2436169747"],"abstract_inverted_index":{"The":[0],"cache":[1,21,32,50,80],"hierarchy's":[2],"large":[3],"contribution":[4],"to":[5,52],"total":[6],"microprocessor":[7],"system":[8],"power":[9],"makes":[10],"caches":[11,65],"a":[12,18,28,47],"good":[13],"optimization":[14],"candidate.":[15],"We":[16],"propose":[17],"single-pass":[19],"trace-driven":[20,49],"simulation":[22,51],"methodology":[23],"-":[24,26],"T-SPaCS":[25,56,73],"for":[27],"two-level":[29],"exclusive":[30],"instruction":[31],"hierarchy.":[33],"Instead":[34],"of":[35,46],"storing":[36],"and":[37,62,75],"simulating":[38],"numerous":[39],"stacks":[40],"repeatedly":[41],"as":[42],"in":[43],"direct":[44],"adaptation":[45],"conventional":[48],"two":[53,64],"level":[54,60,63],"caches,":[55],"simulates":[57],"both":[58],"the":[59,78],"one":[61,68],"simultaneously":[66],"using":[67],"stack.":[69],"Experimental":[70],"results":[71],"show":[72],"efficiently":[74],"accurately":[76],"determines":[77],"optimal":[79],"configuration":[81],"(lowest":[82],"energy).":[83]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
