{"id":"https://openalex.org/W3146873982","doi":"https://doi.org/10.1109/aspdac.2011.5722217","title":"Selectively patterned masks: Structured ASIC with asymptotically ASIC performance","display_name":"Selectively patterned masks: Structured ASIC with asymptotically ASIC performance","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3146873982","doi":"https://doi.org/10.1109/aspdac.2011.5722217","mag":"3146873982"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069520131","display_name":"Donkyu Baek","orcid":"https://orcid.org/0000-0002-8056-744X"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Donkyu Baek","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021863397","display_name":"Insup Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Insup Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069520131"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":1.8547,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87429852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"376","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9210922122001648},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6043959259986877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5989407300949097},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5377386212348938},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.4938364624977112},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.45571282505989075},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4502449035644531},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.447103351354599},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4139261543750763},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38587942719459534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3060871362686157},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2036750614643097},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1540805697441101},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1469905972480774}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9210922122001648},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6043959259986877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5989407300949097},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5377386212348938},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.4938364624977112},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.45571282505989075},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4502449035644531},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.447103351354599},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4139261543750763},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38587942719459534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3060871362686157},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2036750614643097},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1540805697441101},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1469905972480774},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2021819509","https://openalex.org/W2028705851","https://openalex.org/W2104308620","https://openalex.org/W2134849712","https://openalex.org/W2157128002","https://openalex.org/W2162546785","https://openalex.org/W2534824542","https://openalex.org/W6655854877","https://openalex.org/W6675744748","https://openalex.org/W6679846583","https://openalex.org/W6682909919","https://openalex.org/W6683964721"],"related_works":["https://openalex.org/W2114959296","https://openalex.org/W38346124","https://openalex.org/W2502442966","https://openalex.org/W2138666621","https://openalex.org/W2383936314","https://openalex.org/W2183559057","https://openalex.org/W8358306","https://openalex.org/W2216584887","https://openalex.org/W309165247","https://openalex.org/W2006106470"],"abstract_inverted_index":{"Structured":[0],"ASIC,":[1,104],"which":[2,66],"consists":[3],"of":[4,8,49,64,112,123],"a":[5,61],"homogeneous":[6],"array":[7,63],"tiles,":[9,65],"suffers":[10],"from":[11],"large":[12],"delay":[13,124],"and":[14,39,82,87,90,120],"area":[15,113,119],"due":[16],"to":[17,43,51,103],"its":[18],"inherent":[19],"regularity.":[20],"A":[21,72],"new":[22,73],"lithography":[23],"method":[24],"called":[25,36],"selectively":[26],"patterned":[27,53],"masks":[28,35,38],"(SPM)":[29],"is":[30,60,79],"proposed.":[31],"It":[32],"exploits":[33],"special":[34],"masking":[37],"double":[40],"exposure":[41],"technique":[42],"allow":[44],"more":[45],"than":[46],"one":[47],"types":[48],"tiles":[50],"be":[52],"on":[54,77],"the":[55,105],"same":[56],"wafer.":[57],"The":[58],"result":[59],"heterogeneous":[62],"relaxes":[67],"regularity":[68],"in":[69,97],"structured":[70,74,107,138],"ASIC.":[71,139],"ASIC":[75,108],"based":[76],"SPM":[78],"proposed;":[80],"tile":[81,88],"routing":[83,91],"architectures,":[84],"design":[85],"flow,":[86],"packing":[89],"algorithm":[92],"are":[93,116,127],"all":[94],"addressed.":[95],"Experiments":[96],"45-nm":[98],"technology":[99],"show":[100],"that,":[101],"compared":[102],"proposed":[106],"exhibits":[109],"2.0":[110],"times":[111,122],"when":[114,125],"circuits":[115],"optimized":[117,128],"for":[118,129],"1.2":[121],"they":[126],"delay.":[130],"Both":[131],"figures":[132],"represent":[133],"substantial":[134],"improvement":[135],"over":[136],"conventional":[137]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}