{"id":"https://openalex.org/W3146084168","doi":"https://doi.org/10.1109/aspdac.2011.5722204","title":"From RTL to silicon: The case for automated debug","display_name":"From RTL to silicon: The case for automated debug","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3146084168","doi":"https://doi.org/10.1109/aspdac.2011.5722204","mag":"3146084168"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["CS Department, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"CS Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070019319","display_name":"Brian Keng","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brian Keng","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111477668","display_name":"Sean Safarpour","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sean Safarpour","raw_affiliation_strings":["Vennsa Technologies, Inc., Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Vennsa Technologies, Inc., Toronto, ONT, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009841786"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.2651,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82702229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"306","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8884097337722778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7105827927589417},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6653852462768555},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6644212007522583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6577125787734985},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6467688083648682},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5773317813873291},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5560733079910278},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5373107194900513},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5246701240539551},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.5175904035568237},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5161162614822388},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4776540994644165},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4381965398788452},{"id":"https://openalex.org/keywords/root-cause","display_name":"Root cause","score":0.42432859539985657},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34552332758903503},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.2546396553516388},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23883354663848877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1479398012161255}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8884097337722778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7105827927589417},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6653852462768555},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6644212007522583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6577125787734985},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6467688083648682},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5773317813873291},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5560733079910278},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5373107194900513},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5246701240539551},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.5175904035568237},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5161162614822388},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4776540994644165},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4381965398788452},{"id":"https://openalex.org/C84945661","wikidata":"https://www.wikidata.org/wiki/Q7366567","display_name":"Root cause","level":2,"score":0.42432859539985657},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34552332758903503},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2546396553516388},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23883354663848877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1479398012161255},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1513012091","https://openalex.org/W1539419743","https://openalex.org/W1541510538","https://openalex.org/W1963105722","https://openalex.org/W1979903718","https://openalex.org/W2075927280","https://openalex.org/W2078661369","https://openalex.org/W2089141542","https://openalex.org/W2096541971","https://openalex.org/W2123205813","https://openalex.org/W2124933793","https://openalex.org/W2144058903","https://openalex.org/W2144606498","https://openalex.org/W2154269166","https://openalex.org/W2157373763","https://openalex.org/W2157686813","https://openalex.org/W2160037120","https://openalex.org/W2162979607","https://openalex.org/W2163601989","https://openalex.org/W2170454670","https://openalex.org/W2491385276","https://openalex.org/W4240143320","https://openalex.org/W4243896332","https://openalex.org/W6644658493","https://openalex.org/W6679146742"],"related_works":["https://openalex.org/W2111708921","https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2742852324","https://openalex.org/W2019954703"],"abstract_inverted_index":{"Computer-aided":[0],"design":[1,28,67],"tools":[2],"are":[3],"continuously":[4],"improving":[5],"their":[6],"scalability":[7],"and":[8,18,46,79],"efficiency":[9],"to":[10,41,70,72,89],"mitigate":[11],"the":[12,27,31,50,57,66,74,84,91],"high":[13,44],"cost":[14,45],"associated":[15],"with":[16],"designing":[17],"fabricating":[19],"modern":[20],"VLSI":[21],"systems.":[22],"A":[23],"key":[24],"step":[25],"in":[26,62,87],"process":[29],"is":[30],"root-cause":[32],"analysis":[33],"of":[34,65],"detected":[35],"errors.":[36],"Debugging":[37],"may":[38],"take":[39],"months":[40],"close,":[42],"introduce":[43],"uncertainty":[47],"ultimately":[48],"jeopardizing":[49],"chip":[51],"release":[52],"date.":[53],"This":[54],"study":[55],"makes":[56],"case":[58],"for":[59,83],"debug":[60],"automation":[61,88],"each":[63],"part":[64],"flow":[68],"(RTL":[69],"silicon)":[71],"bridge":[73],"gap.":[75],"Contemporary":[76],"research,":[77],"challenges":[78],"future":[80],"directions":[81],"motivate":[82],"urgent":[85],"need":[86],"relieve":[90],"pain":[92],"from":[93],"this":[94],"highly":[95],"manual":[96],"task.":[97]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}