{"id":"https://openalex.org/W3147212495","doi":"https://doi.org/10.1109/aspdac.2011.5722175","title":"Template-based memory access engine for accelerators in SoCs","display_name":"Template-based memory access engine for accelerators in SoCs","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W3147212495","doi":"https://doi.org/10.1109/aspdac.2011.5722175","mag":"3147212495"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2011.5722175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100365118","display_name":"Bin Li","orcid":"https://orcid.org/0000-0001-7697-3544"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bin Li","raw_affiliation_strings":["INTEL, Research Laboratory, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087852871","display_name":"Zhen Fang","orcid":"https://orcid.org/0000-0003-0602-6255"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhen Fang","raw_affiliation_strings":["INTEL, Research Laboratory, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["INTEL, Research Laboratory, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100365118"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.3709077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7758316397666931},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7174193859100342},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.685348629951477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5860314965248108},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5113558173179626},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.47850099205970764},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4414317309856415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42222797870635986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33622676134109497},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06844526529312134},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.0615362823009491}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7758316397666931},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7174193859100342},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.685348629951477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5860314965248108},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5113558173179626},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.47850099205970764},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4414317309856415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42222797870635986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33622676134109497},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06844526529312134},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0615362823009491}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2011.5722175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2011.5722175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1495578991","https://openalex.org/W1513547380","https://openalex.org/W2005395913","https://openalex.org/W2087329614","https://openalex.org/W2087626951","https://openalex.org/W2101738713","https://openalex.org/W2111905231","https://openalex.org/W2125305952","https://openalex.org/W2127760637","https://openalex.org/W2157225945","https://openalex.org/W2166121368","https://openalex.org/W2537450429","https://openalex.org/W4247249462","https://openalex.org/W4248655967","https://openalex.org/W4255807648","https://openalex.org/W6651715811","https://openalex.org/W6675246879","https://openalex.org/W6819430493"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W1480207378","https://openalex.org/W2052495274","https://openalex.org/W2166100863","https://openalex.org/W2119926828","https://openalex.org/W3091442685"],"abstract_inverted_index":{"With":[0],"the":[1,78],"rapid":[2],"progress":[3],"in":[4,57,94],"semiconductor":[5],"technologies,":[6],"more":[7,9,29,31],"and":[8,30,87],"accelerators":[10,21,56,93],"can":[11,37,62,81],"be":[12],"integrated":[13],"onto":[14],"a":[15,49],"single":[16],"SoC":[17],"chip.":[18],"In":[19],"SoCs,":[20],"often":[22],"require":[23],"deterministic":[24],"data":[25],"access.":[26],"However,":[27],"as":[28],"applications":[32],"are":[33],"running":[34],"simultaneous,":[35],"latency":[36,86],"vary":[38],"significantly":[39,82],"due":[40],"to":[41],"contention.":[42],"To":[43],"address":[44],"this":[45],"problem,":[46],"we":[47],"propose":[48],"template-based":[50],"memory":[51,66,84],"access":[52,67,85],"engine":[53],"(MAE)":[54],"for":[55,70,92],"SoCs.":[58,95],"The":[59],"proposed":[60,79],"MAE":[61,80],"handle":[63],"several":[64],"common":[65],"patterns":[68],"observed":[69],"near-future":[71],"accelerators.":[72],"Our":[73],"evaluation":[74],"results":[75],"show":[76],"that":[77],"reduce":[83],"jitter,":[88],"thus":[89],"very":[90],"effective":[91]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}