{"id":"https://openalex.org/W4232892799","doi":"https://doi.org/10.1109/aspdac.2010.5419899","title":"Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis","display_name":"Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W4232892799","doi":"https://doi.org/10.1109/aspdac.2010.5419899"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074870918","display_name":"Paul Falkenstern","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paul Falkenstern","raw_affiliation_strings":["Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["TNlist, Department of Electrical Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"TNlist, Department of Electrical Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074870918"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":5.4842,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.96142201,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"169","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9950233697891235},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.612104058265686},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5851909518241882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756089687347412},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5240542888641357},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.49953269958496094},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.493507981300354},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.42551010847091675},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4215252995491028},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3925323784351349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29013046622276306},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13288703560829163}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9950233697891235},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.612104058265686},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5851909518241882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756089687347412},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5240542888641357},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.49953269958496094},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.493507981300354},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.42551010847091675},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4215252995491028},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3925323784351349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29013046622276306},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13288703560829163},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2010.5419899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133833","is_oa":false,"landing_page_url":"http://lbdiscover.ust.hk/uresolver?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rfr_id=info:sid/HKUST:SPI&rft.genre=article&rft.issn=&rft.volume=&rft.issue=&rft.date=2010&rft.spage=169&rft.aulast=Falkenstern&rft.aufirst=Paul&rft.atitle=Three-dimensional+integrated+circuits+%283D+IC%29+floorplan+and+power%2Fground+network+co-synthesis&rft.title=Proceedings+of+the+Asia+and+South+Pacific+Design+Automation+Conference%2C+ASP-DAC","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1541633348","https://openalex.org/W1596457778","https://openalex.org/W1985714852","https://openalex.org/W2002041333","https://openalex.org/W2023264348","https://openalex.org/W2024060531","https://openalex.org/W2025331063","https://openalex.org/W2098219569","https://openalex.org/W2100740271","https://openalex.org/W2128318586","https://openalex.org/W2129507101","https://openalex.org/W2129664231","https://openalex.org/W2144149750","https://openalex.org/W2158921969","https://openalex.org/W2167067643","https://openalex.org/W3147911217","https://openalex.org/W4235066485","https://openalex.org/W4236454027","https://openalex.org/W6651117514","https://openalex.org/W6679740064","https://openalex.org/W6682061085","https://openalex.org/W6684891719","https://openalex.org/W6792983611"],"related_works":["https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2994788014","https://openalex.org/W2074570708","https://openalex.org/W2129188682","https://openalex.org/W1541633348","https://openalex.org/W2942050196","https://openalex.org/W2144917103","https://openalex.org/W1595166940","https://openalex.org/W2138401961"],"abstract_inverted_index":{"Three":[0],"Dimensional":[1],"Integrated":[2],"Circuits":[3],"(3D":[4],"ICs)":[5],"are":[6],"currently":[7],"being":[8],"developed":[9,77],"to":[10,40,49,109,164,189],"improve":[11],"existing":[12],"2D":[13],"designs":[14],"by":[15],"providing":[16],"smaller":[17],"chip":[18],"areas":[19],"and":[20,23,44,59,71,85,127,139,143,158,169,180,216,228],"higher":[21],"performance":[22],"lower":[24],"power":[25],"consumption.":[26],"However,":[27],"before":[28],"3D":[29,36,45,56,65,69,92,100,125,150,167,178,186,212,218,222,226,237],"ICs":[30,187],"become":[31],"a":[32,149,154,159,234],"viable":[33],"technology,":[34],"the":[35,55,62,68,83,86,96,99,104,114,124,132,166,177,191,197,201,205,211,225],"design":[37,57,214],"space":[38,58],"needs":[39],"be":[41,50],"fully":[42],"explored":[43],"EDA":[46,66],"tools":[47],"need":[48,63],"developed.":[51],"To":[52,116],"help":[53,60],"explore":[54,165],"fill":[61],"for":[64],"tools,":[67],"Floorplan":[70,126,179,227],"Power/Ground":[72],"(P/G)":[73],"Co-synthesis":[74,129,182,230],"tool":[75,130,147,183,231],"is":[76],"in":[78,113,134,200],"this":[79],"work,":[80],"which":[81,106],"develops":[82],"floorplan":[84,133,152,168],"P/G":[87,101,122,128,140,156,170,181,192,213,223,229],"network":[88,102],"concurrently.":[89],"Most":[90],"current":[91],"IC":[93],"floorplanners":[94],"neglect":[95],"effects":[97],"of":[98,136,174],"on":[103,221],"design,":[105],"may":[107],"lead":[108],"large":[110],"IR":[111,144,198,206],"drops":[112,199],"circuit.":[115,202],"create":[117],"feasible":[118],"floorplans":[119],"with":[120],"efficient":[121,236],"networks,":[123,224],"optimizes":[131],"terms":[135],"wirelength,":[137],"area":[138,142,194],"routing":[141,193],"drops.":[145],"The":[146,172],"integrates":[148],"B*-tree":[151],"representation,":[153],"resistive":[155],"mesh,":[157],"Simulated":[160],"Annealing":[161],"(SA)":[162],"engine":[163],"network.":[171],"results":[173],"experiments":[175],"using":[176],"show":[184],"that":[185],"tend":[188],"increase":[190],"while":[195,208],"decreasing":[196],"By":[203],"considering":[204],"drop":[207],"floorplanning,":[209],"exploring":[210],"space,":[215],"evaluating":[217],"IC's":[219],"effect":[220],"can":[232],"develop":[233],"more":[235],"IC.":[238]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":10}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}