{"id":"https://openalex.org/W3141848513","doi":"https://doi.org/10.1109/aspdac.2010.5419896","title":"Current source modeling in the presence of body bias","display_name":"Current source modeling in the presence of body bias","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3141848513","doi":"https://doi.org/10.1109/aspdac.2010.5419896","mag":"3141848513"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043629600","display_name":"Saket Gupta","orcid":"https://orcid.org/0000-0003-4541-5798"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saket Gupta","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5885,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.753244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8265323042869568},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6443274021148682},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5063992738723755},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.4755924940109253},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4621048867702484},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42256003618240356},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.4107004404067993},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34443438053131104},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2398904263973236},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2234925627708435},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09977567195892334},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08613499999046326}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8265323042869568},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6443274021148682},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5063992738723755},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.4755924940109253},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4621048867702484},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42256003618240356},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.4107004404067993},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34443438053131104},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2398904263973236},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2234925627708435},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09977567195892334},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08613499999046326},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W384674728","https://openalex.org/W1547254974","https://openalex.org/W2031705561","https://openalex.org/W2106251971","https://openalex.org/W2108816571","https://openalex.org/W2114252285","https://openalex.org/W2133268384","https://openalex.org/W2136586884","https://openalex.org/W2142202849","https://openalex.org/W2142659896","https://openalex.org/W2146410479","https://openalex.org/W2150526221","https://openalex.org/W4245501382","https://openalex.org/W4249950459","https://openalex.org/W6681287237","https://openalex.org/W6681681969"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"With":[0],"the":[1],"increasing":[2],"use":[3,27],"of":[4,44,109,125,129],"adaptive":[5],"body":[6,49,68],"biases":[7,50],"in":[8,52,112],"high-performance":[9],"designs,":[10],"it":[11],"has":[12],"become":[13],"necessary":[14],"to":[15,35,46,65,119],"build":[16],"timing":[17,25,95],"models":[18,30],"that":[19],"can":[20],"include":[21],"these":[22],"effects.":[23],"State-of-the-art":[24],"tools":[26],"current":[28],"source":[29],"(CSMs),":[31],"which":[32],"have":[33],"proven":[34],"be":[36],"fast":[37,88],"and":[38,86,89,115,133],"accurate.":[39],"However,":[40],"a":[41,62,72,79,87,98,123],"straightforward":[42],"extension":[43],"CSMs":[45],"incorporate":[47],"multiple":[48],"results":[51],"unreasonably":[53],"large":[54],"characterization":[55],"tables":[56],"for":[57,83,94],"each":[58],"cell.":[59],"We":[60,121],"propose":[61],"new":[63],"approach":[64,77],"compactly":[66],"capture":[67],"bias":[69],"effects":[70],"within":[71],"mainstream":[73],"CSM":[74],"framework.":[75],"Our":[76],"features":[78],"table":[80],"reduction":[81],"method":[82,93],"compact":[84],"storage,":[85],"novel":[90],"waveform":[91],"sensitivity":[92],"evaluation.":[96],"On":[97],"45":[99],"nm":[100],"technology,":[101],"we":[102],"demonstrate":[103],"high":[104],"accuracy,":[105],"with":[106],"worst-case":[107],"errors":[108],"under":[110],"5%":[111],"both":[113],"slew":[114],"delay":[116],"as":[117],"compared":[118],"HSPICE.":[120],"show":[122],"speedup":[124],"over":[126,131,136],"five":[127],"orders":[128],"magnitude":[130],"HSPICE":[132],"almost":[134],"70\u00d7":[135],"conventional":[137],"CSMs.":[138]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}