{"id":"https://openalex.org/W2272860160","doi":"https://doi.org/10.1109/aspdac.2010.5419871","title":"Multi-operand adder synthesis on FPGAs using generalized parallel counters","display_name":"Multi-operand adder synthesis on FPGAs using generalized parallel counters","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2272860160","doi":"https://doi.org/10.1109/aspdac.2010.5419871","mag":"2272860160"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/15428/taeko09_1.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019864036","display_name":"Taeko Matsunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Taeko Matsunaga","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Graduate School of Information, Production and Systems, Waseda Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda Univ","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101598322","display_name":"Shinji Kimura","orcid":"https://orcid.org/0000-0002-9475-6858"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]},{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Kimura","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Faculty of Information Science and Electrical Engineering, Kyushu University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Faculty of Information Science and Electrical Engineering, Kyushu University","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083620892","display_name":"Yusuke Matsunaga","orcid":"https://orcid.org/0000-0002-8563-5835"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Matsunaga","raw_affiliation_strings":["Faculty of Information Science and Electrical Engineering, Kyushu University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Electrical Engineering, Kyushu University, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21022305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"337","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.968999981880188,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8043346405029297},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7959617376327515},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6829378604888916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6218448281288147},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5526201128959656},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.498013973236084},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.47218552231788635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2566068768501282},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2539307475090027}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8043346405029297},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7959617376327515},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6829378604888916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6218448281288147},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5526201128959656},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.498013973236084},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.47218552231788635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2566068768501282},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2539307475090027},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/aspdac.2010.5419871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/15428","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/15428","pdf_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/15428/taeko09_1.pdf","source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Workshop on Logic & Synthesis","raw_type":"conference paper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.580.7476","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.580.7476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.c.csce.kyushu-u.ac.jp/lab_db/papers/paper/pdf/2009/taeko09_1.pdf","raw_type":"text"},{"id":"pmh:oai:irdb.nii.ac.jp:01211:0005976769","is_oa":true,"landing_page_url":"https://hdl.handle.net/2324/15428","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Workshop on Logic & Synthesis","raw_type":"conference paper"},{"id":"mag:2272860160","is_oa":false,"landing_page_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/15428/taeko09_1.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/15428","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/15428","pdf_url":"https://catalog.lib.kyushu-u.ac.jp/opac_download_md/15428/taeko09_1.pdf","source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Workshop on Logic & Synthesis","raw_type":"conference paper"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320322638","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2272860160.pdf","grobid_xml":"https://content.openalex.org/works/W2272860160.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1983849809","https://openalex.org/W2112637319","https://openalex.org/W2118340347","https://openalex.org/W2127063049","https://openalex.org/W2128027813","https://openalex.org/W3140847110","https://openalex.org/W3142056391","https://openalex.org/W6789674545"],"related_works":["https://openalex.org/W2032770711","https://openalex.org/W3196185915","https://openalex.org/W2977524641","https://openalex.org/W3081287854","https://openalex.org/W2120552212","https://openalex.org/W2162004439","https://openalex.org/W2899623648","https://openalex.org/W2022071963","https://openalex.org/W2937038083","https://openalex.org/W3148202763","https://openalex.org/W2547603526","https://openalex.org/W3150871057","https://openalex.org/W843229052","https://openalex.org/W3140847110","https://openalex.org/W2502613958","https://openalex.org/W2777618078","https://openalex.org/W853018386","https://openalex.org/W1561457756","https://openalex.org/W2546334883","https://openalex.org/W1971632278"],"abstract_inverted_index":{"Multi-operand":[0],"adders":[1,37],"usually":[2,33],"consist":[3],"of":[4,11,70],"compression":[5,62,106,116],"trees":[6,47,63,107],"which":[7],"reduce":[8],"the":[9,23,115],"number":[10],"operands":[12,25],"per":[13,88],"a":[14,19],"bit":[15],"to":[16,60,79,100],"two,":[17],"and":[18,103,132],"carry-propagate":[20],"adder":[21,46],"for":[22],"two":[24],"in":[26,43,53,114],"ASIC":[27],"implementation.":[28],"The":[29],"former":[30],"part":[31],"is":[32,66],"realized":[34,84],"using":[35],"full":[36],"or":[38,48],"(3;2)":[39],"counters":[40,76,96],"like":[41,118],"Wallace-trees":[42],"ASIC,":[44],"while":[45],"dedicated":[49],"hardware":[50],"are":[51],"used":[52],"FPGA.":[54],"In":[55,68],"this":[56],"paper,":[57],"an":[58,89],"approach":[59,92],"realize":[61],"on":[64,133],"FPGAs":[65],"proposed.":[67],"case":[69],"FPGA":[71],"with":[72,77,85,98],"m-input":[73],"LUT,":[74],"any":[75],"up":[78,99],"m":[80,101],"inputs":[81,102],"can":[82],"be":[83],"one":[86],"LUT":[87],"output.":[90],"Our":[91],"utilizes":[93],"generalized":[94],"parallel":[95],"(GPCs)":[97],"synthesizes":[104],"high-performance":[105],"by":[108],"setting":[109],"some":[110],"intermediate":[111],"height":[112],"limits":[113],"process":[117],"Dadda's":[119],"multipliers.":[120],"Experimental":[121],"results":[122],"show":[123],"its":[124],"effectiveness":[125],"against":[126],"existing":[127],"approaches":[128],"at":[129],"GPC":[130],"level":[131],"Altera's":[134],"Stratix":[135],"III.":[136]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}