{"id":"https://openalex.org/W3147484678","doi":"https://doi.org/10.1109/aspdac.2010.5419847","title":"Improved clock-gating control scheme for transparent pipeline","display_name":"Improved clock-gating control scheme for transparent pipeline","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3147484678","doi":"https://doi.org/10.1109/aspdac.2010.5419847","mag":"3147484678"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103231030","display_name":"Jung Hwan Choi","orcid":"https://orcid.org/0009-0009-4976-9930"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung Hwan Choi","raw_affiliation_strings":["SoC Architecture Laboratory, DMC Research and Development Center, Samsung Electronics Company Limited, Suwon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Architecture Laboratory, DMC Research and Development Center, Samsung Electronics Company Limited, Suwon, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017904788","display_name":"Byung Guk Kim","orcid":"https://orcid.org/0000-0003-2794-7803"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Byung Guk Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106824140","display_name":"Aurobindo Dasgupta","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aurobindo Dasgupta","raw_affiliation_strings":["SoC Enabling Group, Intel Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Enabling Group, Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.253,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63447955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"401","last_page":"406"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8189346790313721},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7974021434783936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.695321261882782},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.664125382900238},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5472568273544312},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5304179787635803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3892107307910919},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37667620182037354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3738883435726166},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3336177170276642},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2883172035217285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2653174102306366}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8189346790313721},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7974021434783936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.695321261882782},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.664125382900238},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5472568273544312},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5304179787635803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3892107307910919},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37667620182037354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3738883435726166},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3336177170276642},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2883172035217285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2653174102306366},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2098228187","https://openalex.org/W2102488630","https://openalex.org/W2119765938","https://openalex.org/W2138264974","https://openalex.org/W2149743155","https://openalex.org/W2152938140","https://openalex.org/W2155097923","https://openalex.org/W4254786230","https://openalex.org/W6674549611"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W2117814846","https://openalex.org/W4249038728","https://openalex.org/W2280993962","https://openalex.org/W1571059036","https://openalex.org/W2136047350"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"stage-level":[4,116],"clock-gating":[5,64,117],"scheme":[6,35,101],"for":[7,36],"clock":[8],"power":[9,24,109],"improvement.":[10],"The":[11,62],"proposed":[12,57,63,90],"technique":[13],"efficiently":[14],"implements":[15],"the":[16,89,97],"concept":[17],"of":[18,46,107],"transparent":[19,37,53,99],"pipeline":[20,28,38,47,70,100,113],"which":[21,39,72],"improves":[22,103],"clocking":[23,108],"by":[25],"dynamically":[26],"making":[27],"registers":[29],"transparent.":[30],"We":[31],"developed":[32],"new":[33],"control":[34,65],"can":[40],"be":[41],"applied":[42],"to":[43,58,69,105],"any":[44],"number":[45],"stages.":[48],"A":[49],"low-overhead":[50],"flip-flop":[51],"with":[52],"mode":[54],"is":[55,67],"also":[56],"reduce":[59],"implementation":[60],"overhead.":[61],"logic":[66],"extended":[68],"collapsing":[71],"allows":[73],"energy/performance":[74],"trade-off":[75],"through":[76],"dynamic":[77],"frequency":[78],"scaling.":[79],"Simulation":[80],"results":[81],"on":[82],"IBM":[83],"90":[84],"nm":[85],"technology":[86],"show":[87],"that":[88],"approach":[91],"has":[92],"less":[93],"overhead":[94],"(~25%)":[95],"than":[96],"previous":[98],"and":[102],"up":[104],"40%":[106],"in":[110],"64-bit":[111],"7-stage":[112],"over":[114],"traditional":[115],"technique.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}