{"id":"https://openalex.org/W3144091741","doi":"https://doi.org/10.1109/aspdac.2010.5419843","title":"Guided gate-level ATPG for sequential circuits using a high-level test generation approach","display_name":"Guided gate-level ATPG for sequential circuits using a high-level test generation approach","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3144091741","doi":"https://doi.org/10.1109/aspdac.2010.5419843","mag":"3144091741"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["VLSI Design and Education Center VDEC, University of Tokyo and CREST, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center VDEC, University of Tokyo and CREST, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center VDEC, University of Tokyo and CREST, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center VDEC, University of Tokyo and CREST, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"425","last_page":"430"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9443192481994629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6718403100967407},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6514354348182678},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5587182641029358},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.531863808631897},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4951428472995758},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4756034314632416},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4652031362056732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4637698829174042},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4614255726337433},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.44636911153793335},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44168031215667725},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3678855001926422},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17254528403282166},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09109735488891602}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9443192481994629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6718403100967407},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6514354348182678},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5587182641029358},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.531863808631897},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4951428472995758},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4756034314632416},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4652031362056732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4637698829174042},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4614255726337433},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.44636911153793335},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44168031215667725},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3678855001926422},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17254528403282166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09109735488891602},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2004917085","https://openalex.org/W2012039919","https://openalex.org/W2060461359","https://openalex.org/W2115076468","https://openalex.org/W2115180022","https://openalex.org/W2124618076","https://openalex.org/W2127005882","https://openalex.org/W2146657836","https://openalex.org/W2152889194","https://openalex.org/W2158966008","https://openalex.org/W4234537939","https://openalex.org/W6653360945","https://openalex.org/W6683308379"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2120257283","https://openalex.org/W2323083271","https://openalex.org/W2117563988","https://openalex.org/W2137555930"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,50],"non-scan":[4],"gate-level":[5,60],"Automatic":[6],"Test":[7],"Pattern":[8],"Generation":[9],"(ATPG)":[10],"methodology":[11],"which":[12],"keeps":[13],"the":[14,17,35,80],"regularity":[15],"in":[16,77],"arithmetic":[18],"operations":[19,24],"while":[20],"reasoning":[21],"about":[22],"these":[23],"for":[25],"generating":[26],"high-level":[27,41],"test":[28,42,61],"patterns":[29,43],"from":[30],"only":[31],"faulty":[32],"behavior":[33],"of":[34,69,79],"design.":[36],"Then":[37],"by":[38],"considering":[39],"generated":[40],"as":[44],"constraints":[45],"and":[46,57,67,83],"passing":[47],"them":[48],"to":[49,55,73],"SMT-solver":[51],"we":[52],"are":[53],"able":[54],"automatically":[56],"efficiently":[58],"generate":[59],"patterns.":[62],"Experimental":[63],"results":[64],"show":[65],"robustness":[66],"reliability":[68],"our":[70],"method":[71],"compared":[72],"other":[74],"contemporary":[75],"methods":[76],"terms":[78],"fault":[81],"coverage":[82],"CPU":[84],"time.":[85]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}