{"id":"https://openalex.org/W4233005245","doi":"https://doi.org/10.1109/aspdac.2010.5419836","title":"Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating","display_name":"Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W4233005245","doi":"https://doi.org/10.1109/aspdac.2010.5419836"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060945705","display_name":"Shih-Hsu Huang","orcid":"https://orcid.org/0000-0001-8908-8384"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hsu Huang","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110789930","display_name":"Chia-Ming Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Ming Chang","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017203058","display_name":"Wen-Pin Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Pin Tu","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040870600","display_name":"Song-Bin Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Song-Bin Pan","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":1.3352,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81978324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"480","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7869954109191895},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7789701223373413},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6956817507743835},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6637057662010193},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6441575288772583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5950615406036377},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.533256471157074},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.508216142654419},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.44615039229393005},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.43733835220336914},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4244164228439331},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3457062244415283},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3110746145248413},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.26349687576293945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23073944449424744},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20034784078598022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10079208016395569},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09954380989074707},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09368708729743958}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7869954109191895},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7789701223373413},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6956817507743835},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6637057662010193},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6441575288772583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5950615406036377},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.533256471157074},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.508216142654419},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.44615039229393005},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.43733835220336914},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4244164228439331},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3457062244415283},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3110746145248413},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.26349687576293945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23073944449424744},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20034784078598022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10079208016395569},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09954380989074707},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09368708729743958},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2129183345","https://openalex.org/W2136047350","https://openalex.org/W2136964362","https://openalex.org/W2139937095","https://openalex.org/W2143629014","https://openalex.org/W2164178706","https://openalex.org/W6684298975"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W1564063853"],"abstract_inverted_index":{"Due":[0],"to":[1,18,36,52,88,120],"clock":[2,9,27,48,68,117],"gating,":[3],"the":[4,8,26,38,62,66,71,90,96,116,121,125],"PMOS":[5,76],"transistors":[6],"in":[7,112],"tree":[10,49,64,69],"often":[11],"have":[12],"different":[13,19],"active":[14],"probabilities,":[15],"which":[16],"lead":[17],"NBTI":[20],"delay":[21],"degradations.":[22],"To":[23],"ensure":[24],"that":[25,103],"skew":[28,118],"is":[29,33],"always":[30],"zero,":[31],"there":[32],"a":[34,46,81],"demand":[35],"eliminate":[37],"degradation":[39,97,122],"difference.":[40,98],"In":[41],"this":[42,55],"paper,":[43],"we":[44,58,79],"present":[45],"critical-PMOS-aware":[47],"design":[50,105],"methodology":[51,106],"deal":[53],"with":[54],"problem.":[56],"First,":[57],"prove":[59],"that,":[60],"under":[61],"same":[63],"topology,":[65],"NAND-type-matching":[67],"has":[70],"minimum":[72],"number":[73],"of":[74,114],"critical":[75],"transistors.":[77],"Then,":[78],"propose":[80],"0\u20131":[82],"ILP":[83],"(integer":[84],"linear":[85],"programming)":[86],"approach":[87],"minimize":[89],"power":[91,126],"consumption":[92,127],"overhead":[93],"while":[94],"eliminating":[95],"Benchmark":[99],"data":[100],"consistently":[101],"show":[102],"our":[104],"can":[107],"achieve":[108],"very":[109],"good":[110],"results":[111],"terms":[113],"both":[115],"(due":[119],"difference)":[123],"and":[124],"overhead.":[128]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}