{"id":"https://openalex.org/W4205666887","doi":"https://doi.org/10.1109/aspdac.2010.5419829","title":"Emulating and diagnosing IR-drop by using dynamic SDF","display_name":"Emulating and diagnosing IR-drop by using dynamic SDF","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W4205666887","doi":"https://doi.org/10.1109/aspdac.2010.5419829"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101499823","display_name":"Ke Peng","orcid":"https://orcid.org/0000-0002-4972-6457"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ke Peng","raw_affiliation_strings":["ECE Department, University of Connecticut, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100383569","display_name":"Yu Huang","orcid":"https://orcid.org/0000-0002-6182-3153"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu Huang","raw_affiliation_strings":["Mentor Graphics, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019655330","display_name":"Ruifeng Guo","orcid":"https://orcid.org/0009-0000-9075-1884"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ruifeng Guo","raw_affiliation_strings":["Mentor Graphics, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Mentor Graphics, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["ECE Department, University of Connecticut, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Connecticut, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"511","last_page":"516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.7636276483535767},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7163383960723877},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.6403374075889587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6251424551010132},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5902796983718872},{"id":"https://openalex.org/keywords/drop-out","display_name":"Drop out","score":0.43904024362564087},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3457966446876526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2895651161670685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28068897128105164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17871105670928955},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08229747414588928}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.7636276483535767},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7163383960723877},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.6403374075889587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6251424551010132},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5902796983718872},{"id":"https://openalex.org/C2984949393","wikidata":"https://www.wikidata.org/wiki/Q1260241","display_name":"Drop out","level":2,"score":0.43904024362564087},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3457966446876526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2895651161670685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28068897128105164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17871105670928955},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08229747414588928},{"id":"https://openalex.org/C4249254","wikidata":"https://www.wikidata.org/wiki/Q3044431","display_name":"Demographic economics","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2010.5419829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.630.5095","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.630.5095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://s3.mentor.com/public_documents/industry_article/products/silicon-yield/ieee_conference_papers/2010_ASPDAC_Emulating-and-Diagnosing-IR.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1568407911","https://openalex.org/W2054718237","https://openalex.org/W2095779147","https://openalex.org/W2100708884","https://openalex.org/W2109799272","https://openalex.org/W2116957391","https://openalex.org/W2117791241","https://openalex.org/W2133093888","https://openalex.org/W2134980804","https://openalex.org/W2162547872","https://openalex.org/W3151076167","https://openalex.org/W4236133696","https://openalex.org/W6683598130","https://openalex.org/W6684847144"],"related_works":["https://openalex.org/W2493360346","https://openalex.org/W2015403104","https://openalex.org/W2109799272","https://openalex.org/W1760458529","https://openalex.org/W4233629644","https://openalex.org/W4255681223","https://openalex.org/W2549725516","https://openalex.org/W4283721994","https://openalex.org/W2319035808","https://openalex.org/W184298953"],"abstract_inverted_index":{"The":[0],"Standard":[1],"Delay":[2],"Format":[3],"(SDF)":[4],"information":[5],"is":[6,18,24],"very":[7],"important":[8],"in":[9,28,95],"timing-aware":[10],"simulation":[11],"of":[12,79,103],"VLSI":[13],"designs.":[14],"However,":[15],"conventionally,":[16],"SDF":[17,27,32,53,72],"only":[19],"design-dependent,":[20],"but":[21],"pattern-independent,":[22],"which":[23],"called":[25],"static":[26],"this":[29,46,104],"paper.":[30],"Static":[31],"ignores":[33],"all":[34],"dynamic":[35,55],"pattern":[36,112],"dependent":[37],"parameters,":[38],"such":[39],"as":[40],"IR":[41],"drop":[42],"and":[43,59,81,114],"crosstalk.":[44],"In":[45],"paper,":[47],"we":[48,75],"propose":[49],"a":[50],"novel":[51],"pattern-dependent":[52,92],"(called":[54],"SDF)":[56],"generation":[57,73],"technique,":[58,74],"apply":[60],"it":[61],"to":[62,88],"take":[63],"IR-drop":[64,93],"effects":[65],"into":[66],"consideration.":[67],"With":[68],"the":[69,77,85,91,101],"proposed":[70],"IR-drop-aware":[71],"improve":[76],"accuracy":[78],"simulation,":[80],"perform":[82],"diagnosis":[83],"on":[84],"failed":[86],"patterns":[87],"pin":[89],"point":[90],"defects":[94],"our":[96],"design.":[97],"Experimental":[98],"results":[99],"demonstrate":[100],"efficiency":[102],"method":[105],"when":[106],"used":[107],"for":[108],"transition":[109],"delay":[110],"fault":[111],"application":[113],"diagnosis.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}