{"id":"https://openalex.org/W3143045016","doi":"https://doi.org/10.1109/aspdac.2010.5419817","title":"Bounded potential slack: Enabling time budgeting for dual-V&lt;inf&gt;t&lt;/inf&gt; allocation of hierarchical design","display_name":"Bounded potential slack: Enabling time budgeting for dual-V&lt;inf&gt;t&lt;/inf&gt; allocation of hierarchical design","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3143045016","doi":"https://doi.org/10.1109/aspdac.2010.5419817","mag":"3143045016"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039958474","display_name":"Jun Seomun","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun Seomun","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.4451,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65486212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"581","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.681318998336792},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.551368236541748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5020618438720703},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.45018470287323},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.33993762731552124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3396342396736145},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3297014832496643},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1630542278289795}],"concepts":[{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.681318998336792},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.551368236541748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5020618438720703},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.45018470287323},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.33993762731552124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3396342396736145},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3297014832496643},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1630542278289795},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1527113684","https://openalex.org/W1583732273","https://openalex.org/W1859946853","https://openalex.org/W2040836256","https://openalex.org/W2098143668","https://openalex.org/W2102689227","https://openalex.org/W2135664150","https://openalex.org/W2142726556","https://openalex.org/W2145136827","https://openalex.org/W4241101913","https://openalex.org/W4242174068","https://openalex.org/W4255020777","https://openalex.org/W4255493755","https://openalex.org/W6631302508","https://openalex.org/W6651535405","https://openalex.org/W6656955197","https://openalex.org/W6675054460","https://openalex.org/W6675494432","https://openalex.org/W6681499266"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W1498103021","https://openalex.org/W4230849338","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W1968067090","https://openalex.org/W2345942070","https://openalex.org/W2141398161","https://openalex.org/W2016410697","https://openalex.org/W39611005"],"abstract_inverted_index":{"Time":[0],"budgeting,":[1,117],"which":[2,25,83],"assigns":[3],"timing":[4,34],"assertion":[5],"at":[6],"block":[7,138],"boundary,":[8],"is":[9,31,38,50,58,74,84,129],"a":[10,53,87],"crucial":[11],"step":[12],"in":[13,98],"hierarchical":[14,95],"design.":[15],"The":[16,126],"proportion":[17],"of":[18,22,55,68,78,145],"high-":[19,146],"and":[20,57,147],"low-Vtgates":[21],"each":[23,137],"block,":[24],"determines":[26],"overall":[27],"leakage":[28,107],"power":[29,108],"consumption,":[30],"dictated":[32],"by":[33,109,122],"assertion,":[35],"yet":[36],"dual-Vtallocation":[37],"not":[39],"taken":[40],"into":[41],"account":[42],"during":[43],"conventional":[44,115],"time":[45,72,104,116,127],"budgeting.":[46],"Bounded":[47],"potential":[48,81],"slack":[49],"introduced":[51],"as":[52,86],"measure":[54],"dual-Vtallocation,":[56],"experimentally":[59],"shown":[60],"to":[61,114,132],"be":[62],"strongly":[63],"correlated":[64],"with":[65,76,93],"the":[66,102,123],"percentage":[67],"high-Vtgates.":[69],"A":[70],"new":[71],"budgeting":[73,105,128],"proposed":[75,103],"objective":[77],"achieving":[79],"bounded":[80],"slack,":[82],"formulated":[85],"linear":[88],"programming":[89],"problem.":[90],"In":[91],"experiments":[92],"example":[94],"designs":[96],"implemented":[97],"45-nm":[99],"commercial":[100],"technology,":[101],"reduced":[106],"32%":[110],"on":[111],"average":[112],"compared":[113],"when":[118],"both":[119],"are":[120],"followed":[121],"same":[124],"dual-Vtallocation.":[125],"also":[130],"applied":[131],"voltage":[133],"island":[134],"design,":[135],"where":[136],"can":[139],"have":[140],"its":[141],"own":[142],"Vddwith":[143],"mix":[144],"low-Vtgates.":[148]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
