{"id":"https://openalex.org/W3149566539","doi":"https://doi.org/10.1109/aspdac.2010.5419793","title":"TLM automation for multi-core design","display_name":"TLM automation for multi-core design","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3149566539","doi":"https://doi.org/10.1109/aspdac.2010.5419793","mag":"3149566539"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Electrical and Computer Engineering, Concordia University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109251050"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62840898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"717","last_page":"724"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7822155356407166},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.7051168084144592},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6834667325019836},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.46795499324798584},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4471191465854645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43516626954078674},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4251723289489746},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.42373138666152954},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4174783527851105},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.34169942140579224},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20787978172302246},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11300188302993774}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7822155356407166},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.7051168084144592},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6834667325019836},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.46795499324798584},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4471191465854645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43516626954078674},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4251723289489746},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.42373138666152954},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4174783527851105},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.34169942140579224},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20787978172302246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11300188302993774},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1717983320","https://openalex.org/W1814926891","https://openalex.org/W2098729124","https://openalex.org/W2104225326","https://openalex.org/W2108698513","https://openalex.org/W2112502086","https://openalex.org/W2115452522","https://openalex.org/W2117539868","https://openalex.org/W2121864144","https://openalex.org/W2124536457","https://openalex.org/W2128106436","https://openalex.org/W2151415616","https://openalex.org/W2155867784","https://openalex.org/W2481725867","https://openalex.org/W4234371507","https://openalex.org/W4238435901","https://openalex.org/W6637623739","https://openalex.org/W6677480979","https://openalex.org/W6677959934","https://openalex.org/W6678599229","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W2098869417","https://openalex.org/W2106223679","https://openalex.org/W2503215586","https://openalex.org/W3214257365","https://openalex.org/W1604727120","https://openalex.org/W2144444190","https://openalex.org/W2121232025","https://openalex.org/W4252624641","https://openalex.org/W1519976071","https://openalex.org/W2556823985"],"abstract_inverted_index":{"Transaction":[0],"Level":[1],"Models":[2],"(TLMs)":[3],"are":[4,61,142],"being":[5],"increasingly":[6],"used":[7],"by":[8],"multi-core":[9,37,56,74,123,166],"system":[10,112],"designers":[11],"for":[12,36,50,153],"design":[13,57,167],"validation":[14],"and":[15,25,96,141,162],"embedded":[16,111],"SW":[17],"development.":[18],"However,":[19],"with":[20,81,119],"well":[21],"defined":[22],"modeling":[23],"semantics":[24],"TLM":[26,103,158],"automation":[27,104,159],"tools,":[28],"it":[29],"is":[30,79],"also":[31,98],"possible":[32],"to":[33,72,136,148],"use":[34],"TLMs":[35,49,60,124],"design.":[38],"This":[39],"paper":[40],"presents":[41],"recent":[42],"research":[43],"in":[44,109,128],"automatic":[45],"generation":[46],"of":[47,55,68,87,131,165],"timed":[48],"early,":[51],"yet":[52],"reliable,":[53],"evaluation":[54,164],"decisions.":[58,168],"The":[59,76,102],"automatically":[62],"generated":[63,127],"from":[64],"a":[65,69,73],"given":[66],"mapping":[67],"concurrent":[70],"application":[71,77,138],"platform.":[75],"code":[78],"annotated":[80],"delays":[82],"at":[83],"the":[84,90,110,129],"basic-block":[85],"level":[86],"granularity.":[88],"Similarly,":[89],"platform":[91],"services,":[92],"such":[93],"as":[94],"communication":[95],"scheduling,":[97],"include":[99],"timing":[100],"delays.":[101],"methods":[105],"have":[106],"been":[107],"implemented":[108],"environment":[113],"(ESE)":[114],"toolset.":[115],"Our":[116],"experimental":[117],"results":[118],"ESE":[120],"demonstrate":[121],"that":[122],"can":[125],"be":[126],"order":[130],"seconds;":[132],"they":[133],"simulate":[134],"close":[135],"host-compiled":[137],"execution":[139],"speed,":[140],"more":[143],"than":[144],"90%":[145],"accurate":[146],"compared":[147],"board":[149],"measurements":[150],"on":[151],"average":[152],"industrial":[154],"size":[155],"examples.":[156],"Therefore,":[157],"enables":[160],"early":[161],"reliable":[163]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}