{"id":"https://openalex.org/W3148577045","doi":"https://doi.org/10.1109/aspdac.2010.5419680","title":"Novel dual-V&lt;inf&gt;th&lt;/inf&gt; independent-gate FinFET circuits","display_name":"Novel dual-V&lt;inf&gt;th&lt;/inf&gt; independent-gate FinFET circuits","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W3148577045","doi":"https://doi.org/10.1109/aspdac.2010.5419680","mag":"3148577045"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2010.5419680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112573882","display_name":"Masoud Rostami","orcid":"https://orcid.org/0009-0000-2489-7674"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Masoud Rostami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartik Mohanram","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"867","last_page":"872"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.6015027761459351},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5701791644096375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5501804351806641},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49537527561187744},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44066107273101807},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.41303110122680664},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33653950691223145},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3357265591621399},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29734718799591064},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2503221035003662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1934392750263214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1837676763534546}],"concepts":[{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.6015027761459351},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5701791644096375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5501804351806641},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49537527561187744},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44066107273101807},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.41303110122680664},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33653950691223145},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3357265591621399},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29734718799591064},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2503221035003662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1934392750263214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1837676763534546}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2010.5419680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2010.5419680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1498120486","https://openalex.org/W1533614470","https://openalex.org/W1549870384","https://openalex.org/W1587386427","https://openalex.org/W2088115909","https://openalex.org/W2095596186","https://openalex.org/W2105874609","https://openalex.org/W2106371376","https://openalex.org/W2126039497","https://openalex.org/W2127587406","https://openalex.org/W2154009360","https://openalex.org/W2156713962","https://openalex.org/W2156984641","https://openalex.org/W2158161062","https://openalex.org/W2159391795","https://openalex.org/W2172005396","https://openalex.org/W2545873087"],"related_works":["https://openalex.org/W4252993849","https://openalex.org/W2185672074","https://openalex.org/W4321519815","https://openalex.org/W2327563491","https://openalex.org/W2018740733","https://openalex.org/W1017999001","https://openalex.org/W1512004758","https://openalex.org/W2944454566","https://openalex.org/W2886135960","https://openalex.org/W2151687972"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"gate":[3],"work":[4],"function":[5],"and":[6,31,61,80,102,115,120],"oxide":[7],"thickness":[8],"tuning":[9],"to":[10],"realize":[11],"novel":[12],"circuits":[13,98],"using":[14,72,82,128],"dual-V":[15],"<sub":[16,22],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[17,23],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sub>":[18,24],"independent-gate":[19],"FinFETs.":[20],"Dual-V":[21],"FinFETs":[25,129],"with":[26,57],"independent":[27],"gates":[28,56,77],"enable":[29,46],"series":[30],"parallel":[32],"merge":[33],"transformations":[34],"in":[35,130],"logic":[36,55],"gates,":[37],"realizing":[38],"compact":[39,54],"low":[40],"power":[41,60],"alternatives.":[42],"Furthermore,":[43],"they":[44],"also":[45],"the":[47,83,100,109],"design":[48],"of":[49,53,85],"a":[50,90,124],"new":[51],"class":[52],"higher":[58],"expressive":[59],"flexibility":[62],"than":[63],"conventional":[64,125],"forms,":[65],"e.g.,":[66],"implementing":[67],"12":[68],"unique":[69],"Boolean":[70],"functions":[71],"only":[73],"four":[74],"transistors.":[75],"The":[76],"are":[78],"designed":[79,127],"calibrated":[81],"University":[84],"Florida":[86],"double-gate":[87],"model":[88],"into":[89],"technology":[91],"library.":[92],"Synthesis":[93],"results":[94],"for":[95],"14":[96],"benchmark":[97],"from":[99],"ISCAS":[101],"OpenSPARC":[103],"suites":[104],"indicate":[105],"that":[106],"on":[107],"average,":[108],"enhanced":[110],"library":[111,126],"reduces":[112],"delay,":[113],"power,":[114],"area":[116],"by":[117],"9%,":[118],"21%,":[119],"27%,":[121],"respectively,":[122],"over":[123],"32nm":[131],"technology.":[132]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}