{"id":"https://openalex.org/W3148137708","doi":"https://doi.org/10.1109/aspdac.2009.4796581","title":"Exact and fast L1 cache simulation for embedded systems","display_name":"Exact and fast L1 cache simulation for embedded systems","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W3148137708","doi":"https://doi.org/10.1109/aspdac.2009.4796581","mag":"3148137708"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033293918","display_name":"Nobuaki Tojo","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuaki Tojo","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109154058","display_name":"Tatsuo Ohtsuki","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuo Ohtsuki","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Shinjuku, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"817","last_page":"822"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8144620060920715},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.71150803565979},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.612652599811554},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5769463181495667},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.45019251108169556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4089764356613159},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.375589519739151}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8144620060920715},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.71150803565979},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.612652599811554},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5769463181495667},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.45019251108169556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4089764356613159},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.375589519739151}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2056971515","https://openalex.org/W2104225326","https://openalex.org/W2122155038","https://openalex.org/W2146812414","https://openalex.org/W2164705534","https://openalex.org/W3146625396","https://openalex.org/W4249006057"],"related_works":["https://openalex.org/W2350993697","https://openalex.org/W2031173804","https://openalex.org/W2803610590","https://openalex.org/W2363769136","https://openalex.org/W3085471909","https://openalex.org/W2009566782","https://openalex.org/W2114386333","https://openalex.org/W2109715593","https://openalex.org/W2401390283","https://openalex.org/W57688818"],"abstract_inverted_index":{"In":[0,74],"recent":[1],"years,":[2],"the":[3,6,20,40,60,106,116,152,165],"gap":[4],"between":[5],"cycle":[7],"time":[8,14,57],"of":[9,19,108,139,146],"processors":[10],"and":[11,71,85,143],"memory":[12,42,55],"access":[13,43,56],"has":[15],"been":[16],"increasing.":[17],"One":[18],"solutions":[21],"to":[22,27,121,126,151],"solve":[23],"this":[24,75],"problem":[25],"is":[26,119],"use":[28],"a":[29,34,64,68,130,144],"cache.":[30],"But":[31],"just":[32],"using":[33,103],"large":[35],"cache":[36,50,62,65,81,89,95,109,117,161,169],"may":[37],"not":[38],"reduce":[39],"total":[41],"time.":[44],"We":[45],"can":[46],"have":[47],"an":[48,72,137],"optimal":[49],"configuration":[51],"which":[52],"minimizes":[53],"overall":[54],"by":[58],"varying":[59],"three":[61],"parameters:":[63],"set":[66],"size,":[67,70],"line":[69],"associativity.":[73],"paper,":[76],"we":[77],"propose":[78],"two":[79],"exact":[80,94,160],"simulation":[82,96,99,162],"algorithms:":[83],"CRCB1":[84],"CRCB2,":[86],"based":[87],"on":[88],"inclusion":[90],"property.":[91],"They":[92],"realize":[93],"but":[97],"increase":[98],"speed":[100],"dramatically.":[101],"By":[102],"our":[104,132],"approach,":[105],"number":[107],"hit/miss":[110],"judgments":[111],"required":[112],"for":[113],"simulating":[114],"all":[115],"configurations":[118],"reduced":[120],"31.4%":[122],"-":[123],"93.6%":[124],"compared":[125,150],"conventional":[127],"approaches.":[128],"As":[129],"result,":[131],"proposed":[133,155,159],"approach":[134,154,163],"totally":[135],"runs":[136],"average":[138],"1.8":[140],"times":[141,148],"faster":[142,149],"maximum":[145],"3.3":[147],"fastest":[153,167],"so":[156],"far.":[157],"Our":[158],"achieves":[164],"world":[166],"L1":[168],"simulation.":[170]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}