{"id":"https://openalex.org/W3150462191","doi":"https://doi.org/10.1109/aspdac.2009.4796571","title":"Mapping method for dynamically reconfigurable architecture","display_name":"Mapping method for dynamically reconfigurable architecture","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W3150462191","doi":"https://doi.org/10.1109/aspdac.2009.4796571","mag":"3150462191"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084982348","display_name":"Akira Kuroda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Akira Kuroda","raw_affiliation_strings":["Corporate Research and Development Center, Toshiba Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082855455","display_name":"Mayuko Koezuka","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mayuko Koezuka","raw_affiliation_strings":["Corporate Research and Development Center, Toshiba Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085987039","display_name":"Hidenori Matsuzaki","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidenori Matsuzaki","raw_affiliation_strings":["Corporate Research and Development Center, Toshiba Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084793247","display_name":"Takashi Yoshikawa","orcid":"https://orcid.org/0000-0001-9551-3703"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Yoshikawa","raw_affiliation_strings":["Corporate Research and Development Center, Toshiba Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109329603","display_name":"Shigehiro Asano","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shigehiro Asano","raw_affiliation_strings":["Corporate Research and Development Center, Toshiba Corporation, Japan"],"affiliations":[{"raw_affiliation_string":"Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084982348"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37128762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"757","last_page":"762"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8291298151016235},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7797232866287231},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6881639957427979},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5337783694267273},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.5060033202171326},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4877856373786926},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4564216136932373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.442928284406662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32280677556991577},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3028179407119751},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1716005802154541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8291298151016235},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7797232866287231},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6881639957427979},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5337783694267273},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.5060033202171326},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4877856373786926},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4564216136932373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.442928284406662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32280677556991577},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3028179407119751},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1716005802154541},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1502361557","https://openalex.org/W2006428566","https://openalex.org/W2025787141","https://openalex.org/W2472899753","https://openalex.org/W6630154184","https://openalex.org/W6720272574"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W2070353846","https://openalex.org/W4236419692"],"abstract_inverted_index":{"We":[0,36,54],"present":[1],"a":[2,38],"mapping":[3,40,44,73],"algorithm":[4,41],"for":[5,11],"our":[6,18,63],"dynamically":[7],"reconfigurable":[8],"architecture":[9,20,64],"suitable":[10],"stream":[12],"applications":[13],"such":[14],"as":[15],"H.264.":[16],"Because":[17],"target":[19],"consists":[21],"heterogeneously":[22],"of":[23,45,59,71,83,85,96],"four":[24],"different":[25],"configuration":[26],"format":[27],"units,":[28],"it's":[29],"difficult":[30],"to":[31,91],"apply":[32],"the":[33,43,67,86,94,97],"conventional":[34],"algorithms.":[35],"propose":[37],"heuristic":[39],"enabling":[42],"generic":[46],"dataflow":[47],"graph":[48],"onto":[49,62],"this":[50],"complex":[51],"hardware":[52],"automatically.":[53],"mapped":[55],"five":[56,87],"main":[57],"functions":[58,88],"H.264":[60],"decoder":[61],"and":[65],"compared":[66],"results":[68,80],"with":[69],"those":[70],"manual":[72,98],"performed":[74],"by":[75],"an":[76],"experienced":[77],"engineer.":[78],"The":[79],"show":[81],"optimization":[82],"three":[84],"is":[89],"equal":[90],"that":[92],"in":[93],"case":[95],"mapping.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}