{"id":"https://openalex.org/W4251419934","doi":"https://doi.org/10.1109/aspdac.2009.4796562","title":"RF-analog circuit design in scaled SoC","display_name":"RF-analog circuit design in scaled SoC","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W4251419934","doi":"https://doi.org/10.1109/aspdac.2009.4796562"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102230883","display_name":"Nobuyuki Itoh","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobuyuki Itoh","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068257959","display_name":"Mototsugu Hamada","orcid":"https://orcid.org/0000-0002-0461-4208"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mototsugu Hamada","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102230883"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39832264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"e86 a","issue":null,"first_page":"702","last_page":"707"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5862994194030762},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.56996089220047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5498377084732056},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5293983221054077},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5016617774963379},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46823209524154663},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.45540839433670044},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44718775153160095},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43432703614234924},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42451125383377075},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41825875639915466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2708575129508972},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2400367259979248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15112698078155518},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09923315048217773}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5862994194030762},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.56996089220047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5498377084732056},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5293983221054077},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5016617774963379},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46823209524154663},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.45540839433670044},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44718775153160095},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43432703614234924},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42451125383377075},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41825875639915466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2708575129508972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2400367259979248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15112698078155518},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09923315048217773},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1524890250","https://openalex.org/W1977234036","https://openalex.org/W2100934539","https://openalex.org/W2110465402","https://openalex.org/W2113044615","https://openalex.org/W6631364044"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W1493881961","https://openalex.org/W2128579103","https://openalex.org/W2125423773"],"abstract_inverted_index":{"Downscaling":[0],"of":[1,8,18,31,45,57],"process":[2],"technology":[3],"increases":[4],"the":[5,16],"development":[6],"cost":[7],"RFCMOS":[9,28],"SoC.":[10],"Therefore,":[11],"designers":[12],"have":[13,21],"to":[14,22,24,40,69],"minimize":[15],"number":[17,44,47],"respins,":[19],"and":[20,35,48,60],"try":[23],"obtain":[25],"higher":[26,49],"yield.":[27],"SoC":[29],"consists":[30],"RF-analog,":[32],"mixed-signal,":[33],"logic":[34],"memory":[36],"circuits.":[37],"In":[38],"order":[39],"realize":[41],"a":[42],"small":[43],"respins":[46],"yield,":[50],"key":[51],"issues":[52],"are":[53],"robust":[54],"design":[55],"methodology":[56],"RF-analog":[58],"circuits,":[59],"full-chip":[61],"verification.":[62],"This":[63],"paper":[64],"describes":[65],"practical":[66],"techniques":[67],"corresponding":[68],"those":[70],"issues.":[71]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}