{"id":"https://openalex.org/W4235272223","doi":"https://doi.org/10.1109/aspdac.2009.4796535","title":"A 65nm dual-mode baseband and multimedia application processor SoC with advanced power and memory management","display_name":"A 65nm dual-mode baseband and multimedia application processor SoC with advanced power and memory management","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W4235272223","doi":"https://doi.org/10.1109/aspdac.2009.4796535"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109215442","display_name":"T. Kamei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tatsuya Kamei","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080618662","display_name":"Tetsuhiro Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuhiro Yamada","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100860299","display_name":"Takao Koike","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Koike","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060760951","display_name":"Masayuki It\u00f4","orcid":"https://orcid.org/0000-0002-0541-1736"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayuki Ito","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112263774","display_name":"Takahiro Irita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Irita","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042138405","display_name":"Kenichi Nitta","orcid":"https://orcid.org/0000-0002-9906-5861"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Nitta","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013215924","display_name":"Toshihiro Hattori","orcid":"https://orcid.org/0000-0001-8763-1742"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshihiro Hattori","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108620304","display_name":"Shinichi Yoshioka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinichi Yoshioka","raw_affiliation_strings":["Renesas Technology Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5109215442"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68537128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"535","last_page":"539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7049633264541626},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.6824369430541992},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5718382596969604},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.46606045961380005},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4654009938240051},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44963735342025757},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4206628203392029},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3377240300178528},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32057470083236694},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3183465003967285},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2823708653450012},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.22230172157287598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.166518896818161},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16328313946723938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14824178814888}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049633264541626},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.6824369430541992},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5718382596969604},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.46606045961380005},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4654009938240051},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44963735342025757},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4206628203392029},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3377240300178528},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32057470083236694},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3183465003967285},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2823708653450012},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.22230172157287598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.166518896818161},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16328313946723938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14824178814888},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1973991181","https://openalex.org/W1977269298","https://openalex.org/W2098812192","https://openalex.org/W2138778793"],"related_works":["https://openalex.org/W2204547643","https://openalex.org/W1497578837","https://openalex.org/W4293208944","https://openalex.org/W4294892273","https://openalex.org/W2355697382","https://openalex.org/W2051656615","https://openalex.org/W4281850141","https://openalex.org/W2087570634","https://openalex.org/W2148034879","https://openalex.org/W2072190555"],"abstract_inverted_index":{"A":[0],"Dual-mode":[1],"baseband":[2],"(W-CDMA/HSDPA":[3],"and":[4,6,24,34,70],"GSM/GPRS/EDGE)":[5],"multimedia":[7],"application":[8],"processor":[9],"SoC":[10,14,38],"is":[11,56],"described.":[12],"The":[13,37,54],"fabricated":[15],"in":[16],"triple-Vth":[17],"65nm":[18],"CMOS":[19],"has":[20],"3":[21],"CPU":[22],"cores":[23],"20":[25],"separate":[26],"power":[27,47],"domains":[28],"to":[29,58],"achieve":[30],"both":[31],"high":[32],"performance":[33],"low":[35],"power.":[36],"adopts":[39],"the":[40],"Partial":[41],"Clock":[42],"Activation":[43],"scheme":[44],"that":[45,76],"reduces":[46],"by":[48,63],"42%":[49],"for":[50],"long-time":[51],"music":[52],"replay.":[53],"IP-MMU":[55],"introduced":[57],"reduce":[59],"maximum":[60],"memory":[61,67],"footprint":[62],"43MB,":[64],"sharing":[65],"external":[66],"among":[68],"CPUs":[69],"HW-IPs":[71],"using":[72],"virtual":[73],"address":[74],"space":[75],"enables":[77],"reuse":[78],"of":[79],"physically":[80],"fragmented":[81],"memory.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}