{"id":"https://openalex.org/W3143117484","doi":"https://doi.org/10.1109/aspdac.2009.4796501","title":"Variability-aware robust design space exploration of chip multiprocessor architectures","display_name":"Variability-aware robust design space exploration of chip multiprocessor architectures","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W3143117484","doi":"https://doi.org/10.1109/aspdac.2009.4796501","mag":"3143117484"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077005193"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71040947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7508772015571594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7184813618659973},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.669169545173645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6045735478401184},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5678631067276001},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5508659482002258},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5261967778205872},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46147820353507996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3687874674797058},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11056515574455261}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7508772015571594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7184813618659973},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.669169545173645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6045735478401184},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5678631067276001},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5508659482002258},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5261967778205872},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46147820353507996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3687874674797058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11056515574455261}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2009.4796501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/501077","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/501077","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1982875408","https://openalex.org/W1991991774","https://openalex.org/W1993377828","https://openalex.org/W1996451879","https://openalex.org/W2033443176","https://openalex.org/W2040000820","https://openalex.org/W2063457355","https://openalex.org/W2083451059","https://openalex.org/W2096858484","https://openalex.org/W2098058866","https://openalex.org/W2108134704","https://openalex.org/W2117648153","https://openalex.org/W2124465240","https://openalex.org/W2128101684","https://openalex.org/W2134131177","https://openalex.org/W2145379165","https://openalex.org/W2148954445","https://openalex.org/W3157701939","https://openalex.org/W4232001557","https://openalex.org/W4238549726","https://openalex.org/W4240704676","https://openalex.org/W4249753629","https://openalex.org/W4255432895","https://openalex.org/W6649723105","https://openalex.org/W6676455233"],"related_works":["https://openalex.org/W2170946381","https://openalex.org/W2537443402","https://openalex.org/W3147592237","https://openalex.org/W2617295311","https://openalex.org/W2020034302","https://openalex.org/W2149777400","https://openalex.org/W4214967210","https://openalex.org/W1987954273","https://openalex.org/W3143117484","https://openalex.org/W167251600"],"abstract_inverted_index":{"In":[0],"the":[1,11,17,40,64,67,74,80],"context":[2],"of":[3,19,39,43,66,69,88],"a":[4,56,86],"design":[5,13,58,90],"space":[6,59,91],"exploration":[7,60,92],"framework":[8,61],"for":[9,49],"supporting":[10],"platform-based":[12],"approach,":[14],"we":[15,28],"address":[16],"problem":[18,65],"robustness":[20],"with":[21,94],"respect":[22],"to":[23,34,62],"manufacturing":[24,70],"process":[25,71],"variations.":[26],"First,":[27],"introduce":[29,55],"response":[30],"surface":[31],"modeling":[32],"techniques":[33],"enable":[35],"an":[36],"efficient":[37],"evaluation":[38],"statistical":[41],"measures":[42],"execution":[44],"time":[45],"and":[46,77],"energy":[47],"consumption":[48],"each":[50],"system":[51],"configuration.":[52],"We":[53,83],"then":[54],"robust":[57],"afford":[63],"impact":[68],"variations":[72],"onto":[73,79],"system-level":[75],"metrics":[76],"consequently":[78],"application-level":[81],"constraints.":[82],"finally":[84],"provide":[85],"comparison":[87],"our":[89],"technique":[93],"conventional":[95],"approaches.":[96]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}