{"id":"https://openalex.org/W4214490465","doi":"https://doi.org/10.1109/aspdac.2009.4796487","title":"Synthesis of networks on chips for 3D systems on chips","display_name":"Synthesis of networks on chips for 3D systems on chips","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W4214490465","doi":"https://doi.org/10.1109/aspdac.2009.4796487"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/130692","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077839627","display_name":"Srinivasan Murali","orcid":"https://orcid.org/0000-0002-4019-8272"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Srinivasan Murali","raw_affiliation_strings":["LSI, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015409850","display_name":"Ciprian Seiculescu","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ciprian Seiculescu","raw_affiliation_strings":["LSI, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI, EPF Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077839627"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":11.6569,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.98803381,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7380173802375793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7104482054710388},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6371774077415466},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6064793467521667},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5217607617378235},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4860866367816925},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.47737905383110046},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47512298822402954},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46815112233161926},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17076441645622253},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16616138815879822}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7380173802375793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7104482054710388},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6371774077415466},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6064793467521667},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5217607617378235},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4860866367816925},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.47737905383110046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47512298822402954},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46815112233161926},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17076441645622253},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16616138815879822},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2009.4796487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:130692","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130692","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:130692","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130692","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1549183338","https://openalex.org/W1559789667","https://openalex.org/W1600358781","https://openalex.org/W1993700253","https://openalex.org/W2014189044","https://openalex.org/W2079652913","https://openalex.org/W2088512458","https://openalex.org/W2103621771","https://openalex.org/W2106537813","https://openalex.org/W2106665917","https://openalex.org/W2113615756","https://openalex.org/W2114772983","https://openalex.org/W2123456523","https://openalex.org/W2125531773","https://openalex.org/W2128476033","https://openalex.org/W2128904268","https://openalex.org/W2132249049","https://openalex.org/W2133953582","https://openalex.org/W2144149750","https://openalex.org/W2153215457","https://openalex.org/W2158921969","https://openalex.org/W2160642395","https://openalex.org/W2165021839","https://openalex.org/W4235066485","https://openalex.org/W4245203543","https://openalex.org/W4247314338","https://openalex.org/W4250589301","https://openalex.org/W4253408813","https://openalex.org/W6675746351","https://openalex.org/W6678338498","https://openalex.org/W6682540009","https://openalex.org/W6683248878"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2161995522","https://openalex.org/W2547794540","https://openalex.org/W3010619501","https://openalex.org/W2043881088","https://openalex.org/W2390899382"],"abstract_inverted_index":{"Three-dimensional":[0],"stacking":[1],"of":[2,18,90,116,141,147],"silicon":[3],"layers":[4],"is":[5,55],"emerging":[6],"as":[7],"a":[8,56,68,113],"promising":[9],"solution":[10],"to":[11,29,80,106,151],"handle":[12,31],"the":[13,32,45,51,82,91,108,117],"design":[14],"complexity":[15],"and":[16,66,87,110,143],"heterogeneity":[17],"Systems":[19],"on":[20,24,101],"Chips":[21,25],"(SoCs).":[22],"Networks":[23],"(NoCs)":[26],"are":[27],"necessary":[28],"efficiently":[30],"3D":[33,41,52,75,96,119,123],"interconnect":[34,137],"complexity.":[35],"Designing":[36],"power":[37,138],"efficient":[38,74],"NoCs":[39,128],"for":[40,71],"SoCs":[42],"that":[43],"satisfy":[44],"application":[46],"performance":[47],"requirements,":[48],"while":[49],"satisfying":[50],"technology":[53],"constraints":[54],"big":[57],"challenge.":[58],"In":[59],"this":[60,64],"work,":[61],"we":[62],"address":[63],"problem":[65],"present":[67,78],"synthesis":[69,132],"approach":[70],"designing":[72],"power-performance":[73],"NoCs.":[76],"We":[77,98],"methods":[79,109],"determine":[81],"best":[83],"topology,":[84],"compute":[85],"paths":[86],"perform":[88,99,112],"placement":[89],"NoC":[92,120,153],"components":[93],"in":[94,135],"each":[95],"layer.":[97],"experiments":[100],"varied,":[102],"realistic":[103],"SoC":[104],"benchmarks":[105],"validate":[107],"also":[111],"comparative":[114],"study":[115],"resulting":[118],"designs":[121],"with":[122],"optimized":[124],"mesh":[125],"topologies.":[126],"The":[127],"designed":[129],"by":[130],"our":[131],"method":[133],"results":[134],"large":[136],"reduction":[139,145],"(average":[140,146],"38%)":[142],"latency":[144],"25%)":[148],"when":[149],"compared":[150],"traditional":[152],"designs.":[154]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}