{"id":"https://openalex.org/W3146131994","doi":"https://doi.org/10.1109/aspdac.2009.4796476","title":"Timing driven power gating in high-level synthesis","display_name":"Timing driven power gating in high-level synthesis","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W3146131994","doi":"https://doi.org/10.1109/aspdac.2009.4796476","mag":"3146131994"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060945705","display_name":"Shih-Hsu Huang","orcid":"https://orcid.org/0000-0001-8908-8384"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Hsu Huang","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059158206","display_name":"Chun-Hua Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Hua Cheng","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":4.3688,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.95610433,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8304938673973083},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6780684590339661},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5842074751853943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5759115815162659},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5552298426628113},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4879440665245056},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4766688644886017},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4536546766757965},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4116981327533722},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3986457884311676},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3203682601451874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28680944442749023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27984946966171265},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2608387768268585},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2517262101173401},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23398590087890625},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21146437525749207},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1591375172138214},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09269022941589355}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8304938673973083},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6780684590339661},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5842074751853943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5759115815162659},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5552298426628113},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4879440665245056},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4766688644886017},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4536546766757965},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4116981327533722},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3986457884311676},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3203682601451874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28680944442749023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27984946966171265},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2608387768268585},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2517262101173401},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23398590087890625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21146437525749207},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1591375172138214},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09269022941589355},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.41999998688697815,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1582800210","https://openalex.org/W2004934210","https://openalex.org/W2011778848","https://openalex.org/W2129183345","https://openalex.org/W2138499286","https://openalex.org/W2150660745","https://openalex.org/W2151477922","https://openalex.org/W6634652974"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2117814846","https://openalex.org/W2546524276","https://openalex.org/W2075172982","https://openalex.org/W4249038728","https://openalex.org/W3013845316"],"abstract_inverted_index":{"The":[0],"power":[1,37,104],"gating":[2,38,105],"technique":[3],"is":[4,119],"useful":[5],"in":[6,47,106],"reducing":[7],"standby":[8,33,86,142],"leakage":[9,34,87,143],"current,":[10],"but":[11],"it":[12],"increases":[13],"the":[14,31,48,57,70,95,101,122,132,141],"gate":[15],"delay.":[16],"For":[17],"a":[18,26,52,66,78,110],"functional":[19,61,75],"unit,":[20],"its":[21,36],"maximum":[22,71],"allowable":[23,72],"delay":[24],"(for":[25],"target":[27,111],"clock":[28,54,112],"period)":[29],"limits":[30],"smallest":[32],"current":[35,144],"can":[39,138],"achieve.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44,93],"point":[45],"out:":[46],"high-level":[49,107],"synthesis":[50],"of":[51,74],"non-zero":[53],"skew":[55],"circuit,":[56],"resource":[58,81,124],"binding":[59,82,125],"(including":[60],"units":[62],"and":[63,114],"registers)":[64],"has":[65],"large":[67],"impact":[68],"on":[69,90],"delays":[73],"units;":[76],"as":[77],"result,":[79],"different":[80,85],"solutions":[83],"have":[84],"currents.":[88],"Based":[89],"that":[91],"observation,":[92],"present":[94],"first":[96],"work":[97],"to":[98,120],"draw":[99],"up":[100],"timing":[102],"driven":[103],"synthesis.":[108],"Given":[109],"period":[113],"design":[115,134],"constraints,":[116],"our":[117,136],"goal":[118],"derive":[121],"minimum-standby-leakage-current":[123],"solution.":[126],"Benchmark":[127],"data":[128],"show:":[129],"compared":[130],"with":[131],"existing":[133],"flow,":[135],"approach":[137],"greatly":[139],"reduce":[140],"without":[145],"any":[146],"overhead.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}