{"id":"https://openalex.org/W4247326638","doi":"https://doi.org/10.1109/aspdac.2009.4796461","title":"A low-power FPGA based on autonomous fine-grain power-gating","display_name":"A low-power FPGA based on autonomous fine-grain power-gating","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W4247326638","doi":"https://doi.org/10.1109/aspdac.2009.4796461"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102097711","display_name":"Shota Ishihara","orcid":null},"institutions":[{"id":"https://openalex.org/I310553","display_name":"Tohoku Gakuin University","ror":"https://ror.org/0504dfg48","country_code":"JP","type":"education","lineage":["https://openalex.org/I310553"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shota Ishihara","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I310553"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070647966","display_name":"Masanori Hariyama","orcid":"https://orcid.org/0000-0002-1464-8807"},"institutions":[{"id":"https://openalex.org/I310553","display_name":"Tohoku Gakuin University","ror":"https://ror.org/0504dfg48","country_code":"JP","type":"education","lineage":["https://openalex.org/I310553"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hariyama","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I310553"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037191455","display_name":"Michitaka Kameyama","orcid":"https://orcid.org/0000-0002-4245-9907"},"institutions":[{"id":"https://openalex.org/I310553","display_name":"Tohoku Gakuin University","ror":"https://ror.org/0504dfg48","country_code":"JP","type":"education","lineage":["https://openalex.org/I310553"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michitaka Kameyama","raw_affiliation_strings":["Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, Tohoku Gakuin University, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I310553"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I310553"],"apc_list":null,"apc_paid":null,"fwci":1.4563,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82991102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8531235456466675},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7989617586135864},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6678833961486816},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6633838415145874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6037618517875671},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5597885847091675},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5395170450210571},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5280371904373169},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4874598979949951},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44884806871414185},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4256124794483185},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4072169065475464},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3887673616409302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22321495413780212},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.222197026014328},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20766472816467285},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13446414470672607},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.13050711154937744},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.060211241245269775}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8531235456466675},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7989617586135864},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6678833961486816},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6633838415145874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6037618517875671},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5597885847091675},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5395170450210571},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5280371904373169},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4874598979949951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44884806871414185},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4256124794483185},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4072169065475464},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3887673616409302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22321495413780212},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.222197026014328},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20766472816467285},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13446414470672607},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13050711154937744},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.060211241245269775},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2050848724","https://openalex.org/W2150667885"],"related_works":["https://openalex.org/W3127845477","https://openalex.org/W2145376025","https://openalex.org/W2938543345","https://openalex.org/W2421981162","https://openalex.org/W1583123542","https://openalex.org/W2052583367","https://openalex.org/W2102121056","https://openalex.org/W2130965751","https://openalex.org/W4247326638","https://openalex.org/W2003272148"],"abstract_inverted_index":{"This":[0],"is":[1,31,37,49],"the":[2,15,23,26,55],"first":[3],"implementation":[4],"of":[5,18,25],"an":[6],"FPGA":[7,36,57],"based":[8],"on":[9],"autonomous":[10],"fine-grain":[11],"power-gating.":[12],"To":[13],"cut":[14],"power":[16,53],"consumption":[17],"clock":[19],"network":[20],"and":[21],"detect":[22],"activity":[24],"cell":[27],"efficiently,":[28],"asynchronous":[29],"architecture":[30],"full":[32],"exploited.":[33],"The":[34],"proposed":[35],"fabricated":[38],"in":[39,52],"a":[40],"90nm":[41],"CMOS":[42],"process":[43],"with":[44],"dual":[45],"threshold":[46],"voltages.":[47],"It":[48],"more":[50],"efficient":[51],"than":[54,60],"synchronous":[56],"at":[58],"less":[59],"30%":[61],"utilization.":[62]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}