{"id":"https://openalex.org/W4242858225","doi":"https://doi.org/10.1109/aspdac.2009.4796443","title":"CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture","display_name":"CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W4242858225","doi":"https://doi.org/10.1109/aspdac.2009.4796443"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2009.4796443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043130123","display_name":"Chia-I Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chia-I Chen","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107969989","display_name":"Juinn-Dar Huang","orcid":"https://orcid.org/0000-0001-5961-7863"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juinn-Dar Huang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043130123"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76704489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.739330530166626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7091068625450134},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5607234239578247},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5557215809822083},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5076256990432739},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4975340664386749},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4569062292575836},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4281059205532074},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0976429283618927},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07441207766532898}],"concepts":[{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.739330530166626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7091068625450134},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5607234239578247},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5557215809822083},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5076256990432739},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4975340664386749},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4569062292575836},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4281059205532074},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0976429283618927},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07441207766532898},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2009.4796443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2009.4796443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1539247619","https://openalex.org/W1793548491","https://openalex.org/W1965585119","https://openalex.org/W1977545325","https://openalex.org/W2023753260","https://openalex.org/W2063747323","https://openalex.org/W2090169195","https://openalex.org/W2093842169","https://openalex.org/W2094806828","https://openalex.org/W2127680764","https://openalex.org/W2145219533","https://openalex.org/W2153889277","https://openalex.org/W2158566102","https://openalex.org/W2161805663","https://openalex.org/W4234777321","https://openalex.org/W4255374779","https://openalex.org/W4372046852","https://openalex.org/W6675804706","https://openalex.org/W6679153298","https://openalex.org/W6682012092","https://openalex.org/W6682767452","https://openalex.org/W6683768037"],"related_works":["https://openalex.org/W2376759283","https://openalex.org/W3008607579","https://openalex.org/W126231364","https://openalex.org/W2279399181","https://openalex.org/W2333336726","https://openalex.org/W2963698000","https://openalex.org/W1668846860","https://openalex.org/W1556451512","https://openalex.org/W1555349535","https://openalex.org/W2038503502"],"abstract_inverted_index":{"In":[0,41],"deep":[1],"submicron":[2],"era,":[3],"wire":[4,34],"delay":[5,35],"is":[6,11,99],"no":[7],"longer":[8],"negligible":[9],"and":[10,64,101],"dominating":[12],"the":[13,25,32,70,86,94,104,112,133],"system":[14],"performance.":[15],"Several":[16],"state-of-the-art":[17],"architectural":[18],"synthesis":[19,50],"flows":[20],"have":[21],"been":[22],"proposed":[23],"for":[24,68],"distributed":[26,55],"register":[27,56],"architectures":[28],"to":[29,81,102,132],"cope":[30],"with":[31],"increasing":[33],"by":[36],"allowing":[37],"on-chip":[38],"multicycle":[39],"communication.":[40],"this":[42],"paper,":[43],"we":[44],"present":[45],"a":[46,60,65],"new":[47],"performance-driven":[48],"criticality-aware":[49],"flow":[51],"CriAS":[52,58],"targeting":[53],"regular":[54],"architectures.":[57],"features":[59],"hierarchical":[61],"binding":[62,91],"strategy":[63],"coarse-grained":[66],"placer":[67],"minimizing":[69],"number":[71],"of":[72,106],"critical":[73,109],"global":[74],"data":[75],"transfers.":[76],"The":[77,116],"key":[78],"ideas":[79],"are":[80],"take":[82],"time":[83],"criticality":[84],"as":[85,130],"major":[87],"concern":[88],"at":[89],"earlier":[90],"stages":[92],"before":[93],"detailed":[95],"physical":[96],"placement":[97,114],"information":[98],"available,":[100],"preserve":[103],"locality":[105],"closely":[107],"related":[108],"components":[110],"in":[111],"later":[113],"phase.":[115],"experimental":[117],"results":[118],"show":[119],"that":[120],"19%":[121],"overall":[122],"performance":[123],"improvement":[124],"can":[125],"be":[126],"achieved":[127],"on":[128],"average":[129],"compared":[131],"previous":[134],"work.":[135]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}